KR960003526B1
(ko)
|
1992-10-02 |
1996-03-14 |
삼성전자주식회사 |
반도체 메모리장치
|
US5587962A
(en)
*
|
1987-12-23 |
1996-12-24 |
Texas Instruments Incorporated |
Memory circuit accommodating both serial and random access including an alternate address buffer register
|
US5093807A
(en)
*
|
1987-12-23 |
1992-03-03 |
Texas Instruments Incorporated |
Video frame storage system
|
USRE40552E1
(en)
|
1990-04-06 |
2008-10-28 |
Mosaid Technologies, Inc. |
Dynamic random access memory using imperfect isolating transistors
|
GB9007790D0
(en)
*
|
1990-04-06 |
1990-06-06 |
Lines Valerie L |
Dynamic memory wordline driver scheme
|
GB9007791D0
(en)
*
|
1990-04-06 |
1990-06-06 |
Foss Richard C |
High voltage boosted wordline supply charge pump and regulator for dram
|
US6751696B2
(en)
*
|
1990-04-18 |
2004-06-15 |
Rambus Inc. |
Memory device having a programmable register
|
EP1004956B2
(en)
|
1990-04-18 |
2009-02-11 |
Rambus Inc. |
Method of operating a synchronous memory having a variable data output length
|
IL96808A
(en)
*
|
1990-04-18 |
1996-03-31 |
Rambus Inc |
Introductory / Origin Circuit Agreed Using High-Performance Brokerage
|
US6324120B2
(en)
*
|
1990-04-18 |
2001-11-27 |
Rambus Inc. |
Memory device having a variable data output length
|
US6249481B1
(en)
|
1991-10-15 |
2001-06-19 |
Kabushiki Kaisha Toshiba |
Semiconductor memory device
|
US6223264B1
(en)
*
|
1991-10-24 |
2001-04-24 |
Texas Instruments Incorporated |
Synchronous dynamic random access memory and data processing system using an address select signal
|
US5498990A
(en)
*
|
1991-11-05 |
1996-03-12 |
Monolithic System Technology, Inc. |
Reduced CMOS-swing clamping circuit for bus lines
|
US5471632A
(en)
*
|
1992-01-10 |
1995-11-28 |
Digital Equipment Corporation |
System for transferring data between a processor and a system bus including a device which packs, unpacks, or buffers data blocks being transferred
|
US5715407A
(en)
*
|
1992-03-06 |
1998-02-03 |
Rambus, Inc. |
Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets
|
USRE39879E1
(en)
*
|
1992-03-06 |
2007-10-09 |
Rambus, Inc. |
Method of transferring data by transmitting lower order and upper order memory address bits in separate words with respective op codes and start information
|
DE4390991T1
(de)
*
|
1992-03-06 |
1995-02-23 |
Rambus Inc |
Verfahren und Schaltungsanordnung zum Minimieren der Takt-Daten-Schieflage in einem Bussystem
|
JP2868141B2
(ja)
*
|
1992-03-16 |
1999-03-10 |
株式会社日立製作所 |
ディスクアレイ装置
|
US5254883A
(en)
*
|
1992-04-22 |
1993-10-19 |
Rambus, Inc. |
Electrical current source circuitry for a bus
|
US5485490A
(en)
*
|
1992-05-28 |
1996-01-16 |
Rambus, Inc. |
Method and circuitry for clock synchronization
|
USRE38482E1
(en)
*
|
1992-05-28 |
2004-03-30 |
Rambus Inc. |
Delay stage circuitry for a ring oscillator
|
WO1994003901A1
(en)
*
|
1992-08-10 |
1994-02-17 |
Monolithic System Technology, Inc. |
Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
|
DE69333319T2
(de)
*
|
1992-09-18 |
2004-09-16 |
Hitachi, Ltd. |
Datenverarbeitungssystem mit synchronem, dynamischem Speicher in integrierter Schaltkreistechnik
|
US6279116B1
(en)
|
1992-10-02 |
2001-08-21 |
Samsung Electronics Co., Ltd. |
Synchronous dynamic random access memory devices that utilize clock masking signals to control internal clock signal generation
|
US5511024A
(en)
*
|
1993-06-02 |
1996-04-23 |
Rambus, Inc. |
Dynamic random access memory system
|
US5420987A
(en)
*
|
1993-07-19 |
1995-05-30 |
3 Com Corporation |
Method and apparatus for configuring a selected adapter unit on a common bus in the presence of other adapter units
|
JP3579461B2
(ja)
*
|
1993-10-15 |
2004-10-20 |
株式会社ルネサステクノロジ |
データ処理システム及びデータ処理装置
|
US5469435A
(en)
*
|
1994-01-25 |
1995-11-21 |
Apple Computer, Inc. |
Bus deadlock avoidance during master split-transactions
|
US5631734A
(en)
|
1994-02-10 |
1997-05-20 |
Affymetrix, Inc. |
Method and apparatus for detection of fluorescently labeled materials
|
EP1005010A3
(en)
|
1994-03-16 |
2001-10-24 |
Brooktree Corporation |
Method for processing data in a multimedia graphics system
|
GB9406477D0
(en)
*
|
1994-03-31 |
1994-05-25 |
D2B Systems Co Ltd |
Interconnection of local communication bus systems
|
US5655113A
(en)
|
1994-07-05 |
1997-08-05 |
Monolithic System Technology, Inc. |
Resynchronization circuit for a memory system and method of operating same
|
US5508968A
(en)
*
|
1994-08-12 |
1996-04-16 |
International Business Machines Corporation |
Dynamic random access memory persistent page implemented as processor register sets
|
US5796673A
(en)
|
1994-10-06 |
1998-08-18 |
Mosaid Technologies Incorporated |
Delay locked loop implementation in a synchronous dynamic random access memory
|
US5568651A
(en)
*
|
1994-11-03 |
1996-10-22 |
Digital Equipment Corporation |
Method for detection of configuration types and addressing modes of a dynamic RAM
|
US5715437A
(en)
|
1994-11-10 |
1998-02-03 |
Brooktree Corporation |
System for, and method of, processing in hardware commands received from software without polling of the hardware by the software
|
JPH08278916A
(ja)
*
|
1994-11-30 |
1996-10-22 |
Hitachi Ltd |
マルチチャネルメモリシステム、転送情報同期化方法及び信号転送回路
|
US5606710A
(en)
*
|
1994-12-20 |
1997-02-25 |
National Semiconductor Corporation |
Multiple chip package processor having feed through paths on one die
|
US5717931A
(en)
*
|
1994-12-20 |
1998-02-10 |
Motorola, Inc. |
Method and apparatus for communicating between master and slave electronic devices where the slave device may be hazardous
|
US5699516A
(en)
*
|
1994-12-22 |
1997-12-16 |
Motorola, Inc. |
Method and apparatus for implementing a in-order termination bus protocol within a data processing system
|
WO1996024138A1
(fr)
|
1995-01-31 |
1996-08-08 |
Hitachi, Ltd. |
Dispositif de memoire remanente et procede de regeneration
|
JP4341043B2
(ja)
*
|
1995-03-06 |
2009-10-07 |
真彦 久野 |
I/o拡張装置,外部記憶装置,この外部記憶装置へのアクセス方法及び装置
|
US5592123A
(en)
*
|
1995-03-07 |
1997-01-07 |
Linfinity Microelectronics, Inc. |
Frequency stability bootstrapped current mirror
|
US5737748A
(en)
*
|
1995-03-15 |
1998-04-07 |
Texas Instruments Incorporated |
Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory
|
EP0738977B1
(en)
*
|
1995-03-31 |
2002-07-03 |
Sun Microsystems, Inc. |
Method and apparatus for quickly initiating memory accesses in a multiprocessor cache coherent computer system
|
US5822341A
(en)
*
|
1995-04-06 |
1998-10-13 |
Advanced Hardware Architectures, Inc. |
Multiport RAM for use within a viterbi decoder
|
US5608312A
(en)
*
|
1995-04-17 |
1997-03-04 |
Linfinity Microelectronics, Inc. |
Source and sink voltage regulator for terminators
|
US5635852A
(en)
*
|
1995-04-17 |
1997-06-03 |
Linfinity Microelectronics, Inc. |
Controllable actice terminator for a computer bus
|
US5787267A
(en)
*
|
1995-06-07 |
1998-07-28 |
Monolithic System Technology, Inc. |
Caching method and circuit for a memory system with circuit module architecture
|
JP2630311B2
(ja)
*
|
1995-06-15 |
1997-07-16 |
日本電気株式会社 |
半導体集積回路装置
|
US5748920A
(en)
*
|
1995-06-23 |
1998-05-05 |
Cirrus Logic, Inc. |
Transaction queue in a graphics controller chip
|
EP0752666A3
(en)
*
|
1995-07-06 |
2004-04-28 |
Sun Microsystems, Inc. |
Method and apparatus for fast-forwarding slave requests in a packet-switched computer system
|
US5742840A
(en)
*
|
1995-08-16 |
1998-04-21 |
Microunity Systems Engineering, Inc. |
General purpose, multiple precision parallel operation, programmable media processor
|
US5752076A
(en)
*
|
1995-08-31 |
1998-05-12 |
Intel Corporation |
Dynamic programming of bus master channels by intelligent peripheral devices using communication packets
|
US5537353A
(en)
*
|
1995-08-31 |
1996-07-16 |
Cirrus Logic, Inc. |
Low pin count-wide memory devices and systems and methods using the same
|
US6025840A
(en)
*
|
1995-09-27 |
2000-02-15 |
Cirrus Logic, Inc. |
Circuits, systems and methods for memory mapping and display control systems using the same
|
US5895480A
(en)
*
|
1995-10-10 |
1999-04-20 |
Holtek Microelectronics, Inc. |
Method of and means for accessing an address by respectively substracting base addresses of memory integrated circuits from an access address
|
US6810449B1
(en)
|
1995-10-19 |
2004-10-26 |
Rambus, Inc. |
Protocol for communication with dynamic memory
|
US6470405B2
(en)
*
|
1995-10-19 |
2002-10-22 |
Rambus Inc. |
Protocol for communication with dynamic memory
|
US6035369A
(en)
|
1995-10-19 |
2000-03-07 |
Rambus Inc. |
Method and apparatus for providing a memory with write enable information
|
US5748914A
(en)
*
|
1995-10-19 |
1998-05-05 |
Rambus, Inc. |
Protocol for communication with dynamic memory
|
US5636174A
(en)
*
|
1996-01-11 |
1997-06-03 |
Cirrus Logic, Inc. |
Fast cycle time-low latency dynamic random access memories and systems and methods using the same
|
US5944807A
(en)
|
1996-02-06 |
1999-08-31 |
Opti Inc. |
Compact ISA-bus interface
|
US5815673A
(en)
*
|
1996-03-01 |
1998-09-29 |
Samsung Electronics Co., Ltd. |
Method and apparatus for reducing latency time on an interface by overlapping transmitted packets
|
EP0797209B1
(en)
*
|
1996-03-20 |
2002-12-11 |
STMicroelectronics S.r.l. |
Timesharing internal bus, particularly for non-volatile memories
|
US6317803B1
(en)
|
1996-03-29 |
2001-11-13 |
Intel Corporation |
High-throughput interconnect having pipelined and non-pipelined bus transaction modes
|
US5911051A
(en)
*
|
1996-03-29 |
1999-06-08 |
Intel Corporation |
High-throughput interconnect allowing bus transactions based on partial access requests
|
US5872940A
(en)
*
|
1996-04-01 |
1999-02-16 |
Motorola, Inc. |
Programmable read/write access signal and method therefor
|
US5906003A
(en)
*
|
1996-04-17 |
1999-05-18 |
Cirrus Logic, Inc. |
Memory device with an externally selectable-width I/O port and systems and methods using the same
|
US5838631A
(en)
|
1996-04-19 |
1998-11-17 |
Integrated Device Technology, Inc. |
Fully synchronous pipelined ram
|
US5829016A
(en)
*
|
1996-04-24 |
1998-10-27 |
Cirrus Logic, Inc. |
Memory system with multiplexed input-output port and systems and methods using the same
|
US5835965A
(en)
*
|
1996-04-24 |
1998-11-10 |
Cirrus Logic, Inc. |
Memory system with multiplexed input-output port and memory mapping capability
|
US6209071B1
(en)
|
1996-05-07 |
2001-03-27 |
Rambus Inc. |
Asynchronous request/synchronous data dynamic random access memory
|
US6009487A
(en)
*
|
1996-05-31 |
1999-12-28 |
Rambus Inc. |
Method and apparatus for setting a current of an output driver for the high speed bus
|
US5857083A
(en)
*
|
1996-06-07 |
1999-01-05 |
Yamaha Corporation |
Bus interfacing device for interfacing a secondary peripheral bus with a system having a host CPU and a primary peripheral bus
|
US5815456A
(en)
*
|
1996-06-19 |
1998-09-29 |
Cirrus Logic, Inc. |
Multibank -- multiport memories and systems and methods using the same
|
US5845098A
(en)
*
|
1996-06-24 |
1998-12-01 |
Motorola Inc. |
Address lines load reduction
|
US5901293A
(en)
*
|
1996-06-25 |
1999-05-04 |
Claxton; Daniel Dean |
Bus interface controller for serially-accessed variable-access-time memory device
|
US5734661A
(en)
*
|
1996-09-20 |
1998-03-31 |
Micron Technology, Inc. |
Method and apparatus for providing external access to internal integrated circuit test circuits
|
US5870616A
(en)
*
|
1996-10-04 |
1999-02-09 |
International Business Machines Corporation |
System and method for reducing power consumption in an electronic circuit
|
DE19758675B4
(de)
*
|
1996-10-09 |
2007-05-16 |
Fujitsu Ltd |
Halbleiter-Speichervorrichtung, die ein Signalübertragungssystem verwendet
|
US5872736A
(en)
*
|
1996-10-28 |
1999-02-16 |
Micron Technology, Inc. |
High speed input buffer
|
US5917758A
(en)
*
|
1996-11-04 |
1999-06-29 |
Micron Technology, Inc. |
Adjustable output driver circuit
|
US5774135A
(en)
*
|
1996-11-05 |
1998-06-30 |
Vlsi, Technology, Inc. |
Non-contiguous memory location addressing scheme
|
US5915102A
(en)
*
|
1996-11-06 |
1999-06-22 |
International Business Machines Corporation |
Common arbiter interface device with arbitration configuration for centralized common bus arbitration
|
US6076127A
(en)
*
|
1996-11-06 |
2000-06-13 |
International Business Machines Corporation |
Configuration of a single point bus arbitration scheme using on-chip arbiters
|
US5949254A
(en)
*
|
1996-11-26 |
1999-09-07 |
Micron Technology, Inc. |
Adjustable output driver circuit
|
US6115318A
(en)
*
|
1996-12-03 |
2000-09-05 |
Micron Technology, Inc. |
Clock vernier adjustment
|
JP3177464B2
(ja)
*
|
1996-12-12 |
2001-06-18 |
株式会社日立製作所 |
入出力回路セル及び半導体集積回路装置
|
US5838177A
(en)
*
|
1997-01-06 |
1998-11-17 |
Micron Technology, Inc. |
Adjustable output driver circuit having parallel pull-up and pull-down elements
|
US5894586A
(en)
*
|
1997-01-23 |
1999-04-13 |
Xionics Document Technologies, Inc. |
System for providing access to memory in which a second processing unit is allowed to access memory during a time slot assigned to a first processing unit
|
US6125157A
(en)
*
|
1997-02-06 |
2000-09-26 |
Rambus, Inc. |
Delay-locked loop circuitry for clock delay adjustment
|
US5953263A
(en)
*
|
1997-02-10 |
1999-09-14 |
Rambus Inc. |
Synchronous memory device having a programmable register and method of controlling same
|
US5940608A
(en)
*
|
1997-02-11 |
1999-08-17 |
Micron Technology, Inc. |
Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
|
US6230245B1
(en)
|
1997-02-11 |
2001-05-08 |
Micron Technology, Inc. |
Method and apparatus for generating a variable sequence of memory device command signals
|
US6104209A
(en)
|
1998-08-27 |
2000-08-15 |
Micron Technology, Inc. |
Low skew differential receiver with disable feature
|
US5920518A
(en)
*
|
1997-02-11 |
1999-07-06 |
Micron Technology, Inc. |
Synchronous clock generator including delay-locked loop
|
US5987576A
(en)
*
|
1997-02-27 |
1999-11-16 |
Hewlett-Packard Company |
Method and apparatus for generating and distributing clock signals with minimal skew
|
US5977798A
(en)
*
|
1997-02-28 |
1999-11-02 |
Rambus Incorporated |
Low-latency small-swing clocked receiver
|
US5946244A
(en)
|
1997-03-05 |
1999-08-31 |
Micron Technology, Inc. |
Delay-locked loop with binary-coupled capacitor
|
US6175894B1
(en)
|
1997-03-05 |
2001-01-16 |
Micron Technology, Inc. |
Memory device command buffer apparatus and method and memory devices and computer systems using same
|
US5956502A
(en)
*
|
1997-03-05 |
1999-09-21 |
Micron Technology, Inc. |
Method and circuit for producing high-speed counts
|
US5870347A
(en)
*
|
1997-03-11 |
1999-02-09 |
Micron Technology, Inc. |
Multi-bank memory input/output line selection
|
US5898638A
(en)
*
|
1997-03-11 |
1999-04-27 |
Micron Technology, Inc. |
Latching wordline driver for multi-bank memory
|
US6088761A
(en)
*
|
1997-03-31 |
2000-07-11 |
Sun Microsystems, Inc. |
Reduced pin system interface
|
US5896404A
(en)
*
|
1997-04-04 |
1999-04-20 |
International Business Machines Corporation |
Programmable burst length DRAM
|
US5831929A
(en)
*
|
1997-04-04 |
1998-11-03 |
Micron Technology, Inc. |
Memory device with staggered data paths
|
JP3189727B2
(ja)
|
1997-04-15 |
2001-07-16 |
日本電気株式会社 |
コプロセッサ内蔵パケット型メモリlsi、それを用いたメモリシステム及びそれらの制御方法
|
KR100554112B1
(ko)
*
|
1997-05-30 |
2006-02-20 |
미크론 테크놀로지,인코포레이티드 |
256 메가 다이내믹 랜덤 액세스 메모리
|
TW378330B
(en)
|
1997-06-03 |
2000-01-01 |
Fujitsu Ltd |
Semiconductor memory device
|
US6215192B1
(en)
|
1997-06-12 |
2001-04-10 |
Matsushita Electric Industrial Co., Ltd. |
Integrated circuit package and integrated circuit package control system
|
US6014759A
(en)
*
|
1997-06-13 |
2000-01-11 |
Micron Technology, Inc. |
Method and apparatus for transferring test data from a memory array
|
US5996043A
(en)
|
1997-06-13 |
1999-11-30 |
Micron Technology, Inc. |
Two step memory device command buffer apparatus and method and memory devices and computer systems using same
|
US5987614A
(en)
*
|
1997-06-17 |
1999-11-16 |
Vadem |
Distributed power management system and method for computer
|
US6115823A
(en)
|
1997-06-17 |
2000-09-05 |
Amphus, Inc. |
System and method for task performance based dynamic distributed power management in a computer system and design method therefor
|
US6484244B1
(en)
|
1997-06-17 |
2002-11-19 |
Micron Technology, Inc. |
Method and system for storing and processing multiple memory commands
|
US6266379B1
(en)
|
1997-06-20 |
2001-07-24 |
Massachusetts Institute Of Technology |
Digital transmitter with equalization
|
US6173432B1
(en)
|
1997-06-20 |
2001-01-09 |
Micron Technology, Inc. |
Method and apparatus for generating a sequence of clock signals
|
KR100213241B1
(ko)
*
|
1997-06-23 |
1999-08-02 |
윤종용 |
데이터 입출력 회로 및 데이터 입출력 방법
|
US6286062B1
(en)
|
1997-07-01 |
2001-09-04 |
Micron Technology, Inc. |
Pipelined packet-oriented memory system having a unidirectional command and address bus and a bidirectional data bus
|
US5953284A
(en)
*
|
1997-07-09 |
1999-09-14 |
Micron Technology, Inc. |
Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
|
US6044429A
(en)
|
1997-07-10 |
2000-03-28 |
Micron Technology, Inc. |
Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths
|
US5978869A
(en)
*
|
1997-07-21 |
1999-11-02 |
International Business Machines Corporation |
Enhanced dual speed bus computer system
|
US6011732A
(en)
*
|
1997-08-20 |
2000-01-04 |
Micron Technology, Inc. |
Synchronous clock generator including a compound delay-locked loop
|
US6044413A
(en)
*
|
1997-08-22 |
2000-03-28 |
Hewlett-Packard Company |
Method of concurrent bus operation for bus controlled devices operating in different contexts
|
US5926047A
(en)
*
|
1997-08-29 |
1999-07-20 |
Micron Technology, Inc. |
Synchronous clock generator including a delay-locked loop signal loss detector
|
US5940609A
(en)
*
|
1997-08-29 |
1999-08-17 |
Micorn Technology, Inc. |
Synchronous clock generator including a false lock detector
|
US6101197A
(en)
*
|
1997-09-18 |
2000-08-08 |
Micron Technology, Inc. |
Method and apparatus for adjusting the timing of signals over fine and coarse ranges
|
US6119189A
(en)
*
|
1997-09-24 |
2000-09-12 |
Intel Corporation |
Bus master transactions on a low pin count bus
|
US6131127A
(en)
*
|
1997-09-24 |
2000-10-10 |
Intel Corporation |
I/O transactions on a low pin count bus
|
US6157970A
(en)
*
|
1997-09-24 |
2000-12-05 |
Intel Corporation |
Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
|
US5991841A
(en)
*
|
1997-09-24 |
1999-11-23 |
Intel Corporation |
Memory transactions on a low pin count bus
|
US6067594A
(en)
*
|
1997-09-26 |
2000-05-23 |
Rambus, Inc. |
High frequency bus system
|
US9092595B2
(en)
|
1997-10-08 |
2015-07-28 |
Pact Xpp Technologies Ag |
Multiprocessor having associated RAM units
|
WO1999019805A1
(en)
*
|
1997-10-10 |
1999-04-22 |
Rambus Incorporated |
Method and apparatus for two step memory write operations
|
AU9693398A
(en)
*
|
1997-10-10 |
1999-05-03 |
Rambus Incorporated |
Apparatus and method for pipelined memory operations
|
US6513103B1
(en)
*
|
1997-10-10 |
2003-01-28 |
Rambus Inc. |
Method and apparatus for adjusting the performance of a synchronous memory system
|
US6133773A
(en)
*
|
1997-10-10 |
2000-10-17 |
Rambus Inc |
Variable delay element
|
US6347354B1
(en)
|
1997-10-10 |
2002-02-12 |
Rambus Incorporated |
Apparatus and method for maximizing information transfers over limited interconnect resources
|
JP4578676B2
(ja)
*
|
1997-10-10 |
2010-11-10 |
ラムバス・インコーポレーテッド |
デバイスのタイミングを補償する装置及び方法
|
US6401167B1
(en)
*
|
1997-10-10 |
2002-06-04 |
Rambus Incorporated |
High performance cost optimized memory
|
US6009488A
(en)
*
|
1997-11-07 |
1999-12-28 |
Microlinc, Llc |
Computer having packet-based interconnect channel
|
KR100278650B1
(ko)
*
|
1997-11-07 |
2001-03-02 |
윤종용 |
패킷방식의명령을사용하는반도체메모리장치
|
US6134630A
(en)
*
|
1997-11-14 |
2000-10-17 |
3Ware |
High-performance bus architecture for disk array system
|
US6138176A
(en)
*
|
1997-11-14 |
2000-10-24 |
3Ware |
Disk array controller with automated processor which routes I/O data according to addresses and commands received from disk drive controllers
|
US6965974B1
(en)
*
|
1997-11-14 |
2005-11-15 |
Agere Systems Inc. |
Dynamic partitioning of memory banks among multiple agents
|
US6098114A
(en)
|
1997-11-14 |
2000-08-01 |
3Ware |
Disk array system for processing and tracking the completion of I/O requests
|
US6078891A
(en)
*
|
1997-11-24 |
2000-06-20 |
Riordan; John |
Method and system for collecting and processing marketing data
|
CA2223119A1
(en)
*
|
1997-11-28 |
1999-05-28 |
Mosaid Technologies Incorporated |
Address counter cell
|
KR100261218B1
(ko)
*
|
1997-12-08 |
2000-07-01 |
윤종용 |
반도체 메모리 장치의 핀 어사인먼트 방법 및 패킷 단위의 신호를 입력으로 하는 반도체 메모리장치
|
US6202119B1
(en)
|
1997-12-19 |
2001-03-13 |
Micron Technology, Inc. |
Method and system for processing pipelined memory commands
|
KR100252057B1
(ko)
*
|
1997-12-30 |
2000-05-01 |
윤종용 |
단일 및 이중 데이터 율 겸용 반도체 메모리 장치
|
GB9801654D0
(en)
*
|
1998-01-26 |
1998-03-25 |
Memory Corp Plc |
Memory system
|
KR100272503B1
(ko)
|
1998-01-26 |
2000-11-15 |
김영환 |
고속테스트기능의램버스주문형집적회로및그를이용한테스트방법
|
US6047346A
(en)
*
|
1998-02-02 |
2000-04-04 |
Rambus Inc. |
System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers
|
US5936877A
(en)
|
1998-02-13 |
1999-08-10 |
Micron Technology, Inc. |
Die architecture accommodating high-speed semiconductor devices
|
US5923594A
(en)
*
|
1998-02-17 |
1999-07-13 |
Micron Technology, Inc. |
Method and apparatus for coupling data from a memory device using a single ended read data path
|
US6115320A
(en)
|
1998-02-23 |
2000-09-05 |
Integrated Device Technology, Inc. |
Separate byte control on fully synchronous pipelined SRAM
|
JP2001522501A
(ja)
*
|
1998-02-25 |
2001-11-13 |
コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ |
スレーブ群インターフェース装置を介して周辺機器をバスにインターフェースする方法
|
US6269451B1
(en)
|
1998-02-27 |
2001-07-31 |
Micron Technology, Inc. |
Method and apparatus for adjusting data timing by delaying clock signal
|
US6314527B1
(en)
|
1998-03-05 |
2001-11-06 |
Micron Technology, Inc. |
Recovery of useful areas of partially defective synchronous memory components
|
US6212482B1
(en)
|
1998-03-06 |
2001-04-03 |
Micron Technology, Inc. |
Circuit and method for specifying performance parameters in integrated circuits
|
US6154821A
(en)
*
|
1998-03-10 |
2000-11-28 |
Rambus Inc. |
Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
|
US6160423A
(en)
|
1998-03-16 |
2000-12-12 |
Jazio, Inc. |
High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
|
US6327205B1
(en)
|
1998-03-16 |
2001-12-04 |
Jazio, Inc. |
Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
|
AU759089B2
(en)
|
1998-03-16 |
2003-04-03 |
Jazio, Inc. |
High speed signaling for interfacing VLSI CMOS circuits
|
JP3259679B2
(ja)
*
|
1998-03-23 |
2002-02-25 |
日本電気株式会社 |
半導体メモリバーンインテスト回路
|
US6122698A
(en)
*
|
1998-04-16 |
2000-09-19 |
Samsung Electronics Co., Ltd |
Data bus having conducting lines driven at multiple adjustable current levels to transfer multiple-bit data on each conducting line
|
US6456628B1
(en)
*
|
1998-04-17 |
2002-09-24 |
Intelect Communications, Inc. |
DSP intercommunication network
|
US6381707B1
(en)
|
1998-04-28 |
2002-04-30 |
Micron Technology, Inc. |
System for decoding addresses for a defective memory array
|
US6381708B1
(en)
|
1998-04-28 |
2002-04-30 |
Micron Technology, Inc. |
Method for decoding addresses for a defective memory array
|
JPH11316617A
(ja)
|
1998-05-01 |
1999-11-16 |
Mitsubishi Electric Corp |
半導体回路装置
|
US6216185B1
(en)
|
1998-05-01 |
2001-04-10 |
Acqis Technology, Inc. |
Personal computer peripheral console with attached computer module
|
US6345330B2
(en)
|
1998-05-01 |
2002-02-05 |
Acqis Technology, Inc. |
Communication channel and interface devices for bridging computer interface buses
|
US6275782B1
(en)
*
|
1998-05-05 |
2001-08-14 |
Advanced Micro Devices, Inc. |
Non-intrusive performance monitoring
|
JP3727778B2
(ja)
|
1998-05-07 |
2005-12-14 |
株式会社東芝 |
データ高速転送同期システム及びデータ高速転送同期方法
|
JP4226686B2
(ja)
*
|
1998-05-07 |
2009-02-18 |
株式会社東芝 |
半導体メモリシステム及び半導体メモリのアクセス制御方法及び半導体メモリ
|
US6016282A
(en)
*
|
1998-05-28 |
2000-01-18 |
Micron Technology, Inc. |
Clock vernier adjustment
|
US6496945B2
(en)
*
|
1998-06-04 |
2002-12-17 |
Compaq Information Technologies Group, L.P. |
Computer system implementing fault detection and isolation using unique identification codes stored in non-volatile memory
|
US6405280B1
(en)
|
1998-06-05 |
2002-06-11 |
Micron Technology, Inc. |
Packet-oriented synchronous DRAM interface supporting a plurality of orderings for data block transfers within a burst sequence
|
US6453377B1
(en)
|
1998-06-16 |
2002-09-17 |
Micron Technology, Inc. |
Computer including optical interconnect, memory unit, and method of assembling a computer
|
US6615189B1
(en)
*
|
1998-06-22 |
2003-09-02 |
Bank One, Delaware, National Association |
Debit purchasing of stored value card for use by and/or delivery to others
|
US6505276B1
(en)
|
1998-06-26 |
2003-01-07 |
Nec Corporation |
Processing-function-provided packet-type memory system and method for controlling the same
|
KR100292625B1
(ko)
*
|
1998-06-29 |
2001-07-12 |
박종섭 |
고속인터페이스장치
|
US20010026533A1
(en)
*
|
1998-07-06 |
2001-10-04 |
Andreas Schwager |
Method to perform a scheduled action of network devices
|
US6510503B2
(en)
*
|
1998-07-27 |
2003-01-21 |
Mosaid Technologies Incorporated |
High bandwidth memory interface
|
US6175905B1
(en)
|
1998-07-30 |
2001-01-16 |
Micron Technology, Inc. |
Method and system for bypassing pipelines in a pipelined memory command generator
|
KR100306965B1
(ko)
*
|
1998-08-07 |
2001-11-30 |
윤종용 |
동기형반도체메모리장치의데이터전송회로
|
US6282210B1
(en)
|
1998-08-12 |
2001-08-28 |
Staktek Group L.P. |
Clock driver with instantaneously selectable phase and method for use in data communication systems
|
KR100295051B1
(ko)
*
|
1998-08-20 |
2001-07-12 |
윤종용 |
반도체메모리장치의입력버퍼및입력버퍼링방법
|
US6285962B1
(en)
*
|
1998-08-26 |
2001-09-04 |
Tanisys Technology, Inc. |
Method and system for testing rambus memory modules
|
US6338127B1
(en)
|
1998-08-28 |
2002-01-08 |
Micron Technology, Inc. |
Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same
|
US6586835B1
(en)
*
|
1998-08-31 |
2003-07-01 |
Micron Technology, Inc. |
Compact system module with built-in thermoelectric cooling
|
US6424034B1
(en)
|
1998-08-31 |
2002-07-23 |
Micron Technology, Inc. |
High performance packaging for microprocessors and DRAM chips which minimizes timing skews
|
US6281042B1
(en)
|
1998-08-31 |
2001-08-28 |
Micron Technology, Inc. |
Structure and method for a high performance electronic packaging assembly
|
US6219237B1
(en)
|
1998-08-31 |
2001-04-17 |
Micron Technology, Inc. |
Structure and method for an electronic assembly
|
US6392296B1
(en)
|
1998-08-31 |
2002-05-21 |
Micron Technology, Inc. |
Silicon interposer with optical connections
|
US6279090B1
(en)
|
1998-09-03 |
2001-08-21 |
Micron Technology, Inc. |
Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
|
US6374376B1
(en)
*
|
1998-09-03 |
2002-04-16 |
Micron Technology, Inc. |
Circuit, system and method for arranging data output by semiconductor testers to packet-based devices under test
|
US6349399B1
(en)
|
1998-09-03 |
2002-02-19 |
Micron Technology, Inc. |
Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
|
US6029250A
(en)
*
|
1998-09-09 |
2000-02-22 |
Micron Technology, Inc. |
Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
|
US6633947B1
(en)
*
|
1998-09-16 |
2003-10-14 |
Intel Corporation |
Memory expansion channel for propagation of control and request packets
|
US6587912B2
(en)
*
|
1998-09-30 |
2003-07-01 |
Intel Corporation |
Method and apparatus for implementing multiple memory buses on a memory module
|
US6321335B1
(en)
|
1998-10-30 |
2001-11-20 |
Acqis Technology, Inc. |
Password protected modular computer method and device
|
KR100275751B1
(ko)
*
|
1998-11-09 |
2000-12-15 |
윤종용 |
구조가 간단한 반도체 메모리 장치
|
US6430696B1
(en)
|
1998-11-30 |
2002-08-06 |
Micron Technology, Inc. |
Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
|
US6041016A
(en)
*
|
1998-12-04 |
2000-03-21 |
Intel Corporation |
Optimizing page size in mixed memory array using address multiplexing
|
US6374360B1
(en)
|
1998-12-11 |
2002-04-16 |
Micron Technology, Inc. |
Method and apparatus for bit-to-bit timing correction of a high speed memory bus
|
KR100327330B1
(ko)
|
1998-12-17 |
2002-05-09 |
윤종용 |
램버스디램반도체장치
|
US6496876B1
(en)
|
1998-12-21 |
2002-12-17 |
Micron Technology, Inc. |
System and method for storing a tag to identify a functional storage location in a memory device
|
US6347350B1
(en)
|
1998-12-22 |
2002-02-12 |
Intel Corporation |
Driving the last inbound signal on a line in a bus with a termination
|
US6738844B2
(en)
*
|
1998-12-23 |
2004-05-18 |
Intel Corporation |
Implementing termination with a default signal on a bus line
|
US6463494B1
(en)
*
|
1998-12-30 |
2002-10-08 |
Intel Corporation |
Method and system for implementing control signals on a low pin count bus
|
US6457094B2
(en)
*
|
1999-01-22 |
2002-09-24 |
Winbond Electronics Corporation |
Memory array architecture supporting block write operation
|
US6078532A
(en)
*
|
1999-02-01 |
2000-06-20 |
Cisco Technology Inc. |
Method and apparatus for improving performance of DRAM subsystems with SRAM overlays
|
US6255852B1
(en)
|
1999-02-09 |
2001-07-03 |
Micron Technology, Inc. |
Current mode signal interconnects and CMOS amplifier
|
GB2346990B
(en)
|
1999-02-20 |
2003-07-09 |
Ibm |
Client/server transaction data processing system with automatic distributed coordinator set up into a linear chain for use of linear commit optimization
|
US6470060B1
(en)
|
1999-03-01 |
2002-10-22 |
Micron Technology, Inc. |
Method and apparatus for generating a phase dependent control signal
|
US6334163B1
(en)
|
1999-03-05 |
2001-12-25 |
International Business Machines Corp. |
Elastic interface apparatus and method therefor
|
US6330635B1
(en)
*
|
1999-04-16 |
2001-12-11 |
Intel Corporation |
Multiple user interfaces for an integrated flash device
|
US6381684B1
(en)
|
1999-04-26 |
2002-04-30 |
Integrated Device Technology, Inc. |
Quad data rate RAM
|
EP1093126B1
(en)
*
|
1999-04-27 |
2006-07-12 |
Seiko Epson Corporation |
Integrated circuit
|
US6426984B1
(en)
*
|
1999-05-07 |
2002-07-30 |
Rambus Incorporated |
Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles
|
US6718415B1
(en)
|
1999-05-14 |
2004-04-06 |
Acqis Technology, Inc. |
Computer system and method including console housing multiple computer modules having independent processing units, mass storage devices, and graphics controllers
|
US6643777B1
(en)
|
1999-05-14 |
2003-11-04 |
Acquis Technology, Inc. |
Data security method and device for computer modules
|
KR100594198B1
(ko)
*
|
1999-05-14 |
2006-07-03 |
삼성전자주식회사 |
다중채널 램버스 시스템
|
GB9912129D0
(en)
*
|
1999-05-26 |
1999-07-28 |
3Com Corp |
Communication device with forwarding database having having a trie search facility
|
US6150845A
(en)
*
|
1999-06-01 |
2000-11-21 |
Fairchild Semiconductor Corp. |
Bus hold circuit with overvoltage tolerance
|
US6433786B1
(en)
*
|
1999-06-10 |
2002-08-13 |
Intel Corporation |
Memory architecture for video graphics environment
|
AU5805300A
(en)
|
1999-06-10 |
2001-01-02 |
Pact Informationstechnologie Gmbh |
Sequence partitioning in cell structures
|
US6211698B1
(en)
|
1999-06-29 |
2001-04-03 |
Hyundai Electronics Industries Co., Ltd. |
High speed interface apparatus
|
US7069406B2
(en)
|
1999-07-02 |
2006-06-27 |
Integrated Device Technology, Inc. |
Double data rate synchronous SRAM with 100% bus utilization
|
US6442636B1
(en)
*
|
1999-07-09 |
2002-08-27 |
Princeton Technology Corporation |
Parallel bus system capable of expanding peripheral devices
|
KR100304707B1
(ko)
|
1999-07-13 |
2001-11-01 |
윤종용 |
기준전압의 전압강하를 보상할 수 있는 기준전압 레귤레이터 및 이를 구비하는 반도체 메모리장치
|
KR100297735B1
(ko)
|
1999-07-13 |
2001-11-01 |
윤종용 |
기능블록들의 효율적인 배치를 갖는 반도체 메모리장치
|
US6839393B1
(en)
*
|
1999-07-14 |
2005-01-04 |
Rambus Inc. |
Apparatus and method for controlling a master/slave system via master device synchronization
|
US6370668B1
(en)
|
1999-07-23 |
2002-04-09 |
Rambus Inc |
High speed memory system capable of selectively operating in non-chip-kill and chip-kill modes
|
US6813251B1
(en)
*
|
1999-07-27 |
2004-11-02 |
Intel Corporation |
Split Transaction protocol for a bus system
|
US7554829B2
(en)
|
1999-07-30 |
2009-06-30 |
Micron Technology, Inc. |
Transmission lines for CMOS integrated circuits
|
US6477592B1
(en)
|
1999-08-06 |
2002-11-05 |
Integrated Memory Logic, Inc. |
System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream
|
US6467013B1
(en)
|
1999-09-30 |
2002-10-15 |
Intel Corporation |
Memory transceiver to couple an additional memory channel to an existing memory channel
|
US6851047B1
(en)
|
1999-10-15 |
2005-02-01 |
Xilinx, Inc. |
Configuration in a configurable system on a chip
|
US7161513B2
(en)
*
|
1999-10-19 |
2007-01-09 |
Rambus Inc. |
Apparatus and method for improving resolution of a current mode driver
|
US6643787B1
(en)
*
|
1999-10-19 |
2003-11-04 |
Rambus Inc. |
Bus system optimization
|
US6646953B1
(en)
*
|
2000-07-06 |
2003-11-11 |
Rambus Inc. |
Single-clock, strobeless signaling system
|
US6396329B1
(en)
*
|
1999-10-19 |
2002-05-28 |
Rambus, Inc |
Method and apparatus for receiving high speed signals with low latency
|
US7269212B1
(en)
|
2000-09-05 |
2007-09-11 |
Rambus Inc. |
Low-latency equalization in multi-level, multi-line communication systems
|
US7124221B1
(en)
|
1999-10-19 |
2006-10-17 |
Rambus Inc. |
Low latency multi-level communication interface
|
US6842789B1
(en)
*
|
1999-10-21 |
2005-01-11 |
Sun Microsystems, Inc. |
Method and apparatus for assigning unique device identifiers across a distributed computing system
|
US7039047B1
(en)
*
|
1999-11-03 |
2006-05-02 |
Intel Corporation |
Virtual wire signaling
|
US6643752B1
(en)
*
|
1999-12-09 |
2003-11-04 |
Rambus Inc. |
Transceiver with latency alignment circuitry
|
US6557065B1
(en)
|
1999-12-20 |
2003-04-29 |
Intel Corporation |
CPU expandability bus
|
US6404660B1
(en)
|
1999-12-23 |
2002-06-11 |
Rambus, Inc. |
Semiconductor package with a controlled impedance bus and method of forming same
|
KR100316719B1
(ko)
*
|
1999-12-29 |
2001-12-13 |
윤종용 |
채널 버스 라인의 특성 열화를 방지하는 출력 드라이버 및이를 내장한 반도체 메모리 장치들을 장착하는 메모리 모듈
|
US6516384B1
(en)
*
|
1999-12-30 |
2003-02-04 |
Intel Corporation |
Method and apparatus to perform a round robin and locking cache replacement scheme
|
US6910146B2
(en)
*
|
1999-12-31 |
2005-06-21 |
Intel Corporation |
Method and apparatus for improving timing margin in an integrated circuit as determined from recorded pass/fail indications for relative phase settings
|
US6647507B1
(en)
|
1999-12-31 |
2003-11-11 |
Intel Corporation |
Method for improving a timing margin in an integrated circuit by setting a relative phase of receive/transmit and distributed clock signals
|
US20050010737A1
(en)
*
|
2000-01-05 |
2005-01-13 |
Fred Ware |
Configurable width buffered module having splitter elements
|
US7363422B2
(en)
*
|
2000-01-05 |
2008-04-22 |
Rambus Inc. |
Configurable width buffered module
|
US7404032B2
(en)
*
|
2000-01-05 |
2008-07-22 |
Rambus Inc. |
Configurable width buffered module having switch elements
|
US6502161B1
(en)
|
2000-01-05 |
2002-12-31 |
Rambus Inc. |
Memory system including a point-to-point linked memory subsystem
|
US7356639B2
(en)
*
|
2000-01-05 |
2008-04-08 |
Rambus Inc. |
Configurable width buffered module having a bypass circuit
|
US7266634B2
(en)
*
|
2000-01-05 |
2007-09-04 |
Rambus Inc. |
Configurable width buffered module having flyby elements
|
US7010642B2
(en)
*
|
2000-01-05 |
2006-03-07 |
Rambus Inc. |
System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
|
DE10002130A1
(de)
|
2000-01-19 |
2001-08-02 |
Infineon Technologies Ag |
Verfahren und Vorrichtung zum wechselweisen Betreiben eines Schreib-Lese-Speichers im Ein-Speicher-Betriebsmodus und im verschränkten Mehr-Speicher-Betriebsmodus
|
US6600959B1
(en)
*
|
2000-02-04 |
2003-07-29 |
International Business Machines Corporation |
Method and apparatus for implementing microprocessor control logic using dynamic programmable logic arrays
|
US6987823B1
(en)
*
|
2000-02-07 |
2006-01-17 |
Rambus Inc. |
System and method for aligning internal transmit and receive clocks
|
US7006525B1
(en)
|
2000-02-23 |
2006-02-28 |
Cypress Semiconductor Corp. |
Hybrid data transport scheme over optical networks
|
US6999479B1
(en)
|
2000-02-23 |
2006-02-14 |
Cypress Semiconductor Corp. |
Hybrid data transport scheme over optical networks
|
US6973084B1
(en)
|
2000-02-23 |
2005-12-06 |
Cypress Semiconductor Corp. |
Hybrid data transport scheme over optical networks
|
US6778561B1
(en)
|
2000-02-23 |
2004-08-17 |
Cypress Semiconductor Corp. |
Hybrid data transport scheme over optical networks
|
US6847644B1
(en)
|
2000-02-23 |
2005-01-25 |
Cypress Semiconductor Corp. |
Hybrid data transport scheme over optical networks
|
JP3663106B2
(ja)
*
|
2000-02-28 |
2005-06-22 |
東芝機械株式会社 |
データ入出力装置
|
US6198666B1
(en)
*
|
2000-02-29 |
2001-03-06 |
International Business Machines Corporation |
Control input timing-independent dynamic multiplexer circuit
|
EP1130516A1
(en)
*
|
2000-03-01 |
2001-09-05 |
Hewlett-Packard Company, A Delaware Corporation |
Address mapping in solid state storage device
|
US6578157B1
(en)
|
2000-03-06 |
2003-06-10 |
Micron Technology, Inc. |
Method and apparatus for recovery of useful areas of partially defective direct rambus rimm components
|
JP3980807B2
(ja)
*
|
2000-03-27 |
2007-09-26 |
株式会社東芝 |
半導体装置及び半導体モジュール
|
US6980314B1
(en)
*
|
2000-04-03 |
2005-12-27 |
Hewlett-Packard Development Company, L.P. |
Method and device for improving utilization of a bus
|
US7269765B1
(en)
*
|
2000-04-13 |
2007-09-11 |
Micron Technology, Inc. |
Method and apparatus for storing failing part locations in a module
|
US6556952B1
(en)
|
2000-05-04 |
2003-04-29 |
Advanced Micro Devices, Inc. |
Performance monitoring and optimizing of controller parameters
|
US6889357B1
(en)
*
|
2000-05-10 |
2005-05-03 |
Micron Technology, Inc. |
Timing calibration pattern for SLDRAM
|
US6606041B1
(en)
|
2000-05-10 |
2003-08-12 |
Micron Technology, Inc. |
Predictive timing calibration for memory devices
|
US6434081B1
(en)
|
2000-05-12 |
2002-08-13 |
Micron Technology, Inc. |
Calibration technique for memory devices
|
US6369652B1
(en)
|
2000-05-15 |
2002-04-09 |
Rambus Inc. |
Differential amplifiers with current and resistance compensation elements for balanced output
|
US6535966B1
(en)
|
2000-05-17 |
2003-03-18 |
Sun Microsystems, Inc. |
System and method for using a page tracking buffer to reduce main memory latency in a computer system
|
US6791555B1
(en)
*
|
2000-06-23 |
2004-09-14 |
Micron Technology, Inc. |
Apparatus and method for distributed memory control in a graphics processing system
|
US6937664B1
(en)
|
2000-07-18 |
2005-08-30 |
Integrated Memory Logic, Inc. |
System and method for multi-symbol interfacing
|
DE10036643B4
(de)
|
2000-07-26 |
2005-12-22 |
Robert Bosch Gmbh |
Verfahren und Vorrichtung zur Auswahl von Peripherieelementen
|
US6587804B1
(en)
|
2000-08-14 |
2003-07-01 |
Micron Technology, Inc. |
Method and apparatus providing improved data path calibration for memory devices
|
US6535450B1
(en)
|
2000-08-18 |
2003-03-18 |
Micron Technology, Inc. |
Method for selecting one or a bank of memory devices
|
KR100389916B1
(ko)
*
|
2000-08-28 |
2003-07-04 |
삼성전자주식회사 |
메모리 모듈 및 메모리 컨트롤러
|
US6704881B1
(en)
|
2000-08-31 |
2004-03-09 |
Micron Technology, Inc. |
Method and apparatus for providing symmetrical output data for a double data rate DRAM
|
US6862653B1
(en)
|
2000-09-18 |
2005-03-01 |
Intel Corporation |
System and method for controlling data flow direction in a memory system
|
US6530006B1
(en)
|
2000-09-18 |
2003-03-04 |
Intel Corporation |
System and method for providing reliable transmission in a buffered memory system
|
US6625685B1
(en)
|
2000-09-20 |
2003-09-23 |
Broadcom Corporation |
Memory controller with programmable configuration
|
US6553449B1
(en)
|
2000-09-29 |
2003-04-22 |
Intel Corporation |
System and method for providing concurrent row and column commands
|
US6772352B1
(en)
|
2000-09-29 |
2004-08-03 |
Intel Corporation |
Method and apparatus for reducing the rate of commands being issued if the rate exceeds a threshold which is based upon a temperature curve
|
US6385094B1
(en)
|
2000-09-29 |
2002-05-07 |
Intel Corporation |
Method and apparatus for achieving efficient memory subsystem write-to-read turnaround through read posting
|
US6735709B1
(en)
*
|
2000-11-09 |
2004-05-11 |
Micron Technology, Inc. |
Method of timing calibration using slower data rate pattern
|
US20020107943A1
(en)
*
|
2000-11-10 |
2002-08-08 |
Heath Chester A. |
Reset control in modular network computers
|
US6628528B2
(en)
|
2000-11-30 |
2003-09-30 |
Theodore Zale Schoenborn |
Current sharing in memory packages
|
US6580619B2
(en)
|
2000-11-30 |
2003-06-17 |
Intel Corporation |
Multilayer reference plane in package devices
|
WO2002050910A1
(fr)
*
|
2000-12-01 |
2002-06-27 |
Hitachi, Ltd |
Procede d'identification de dispositif de circuit integre semi-conducteur, procede de production de dispositif de circuit integre semi-conducteur et dispositif correspondant
|
US6925086B2
(en)
*
|
2000-12-12 |
2005-08-02 |
International Business Machines Corporation |
Packet memory system
|
FR2818774B1
(fr)
*
|
2000-12-22 |
2003-03-21 |
Wany Engineering Sas |
Architecture electronique parallele comportant une pluralite d'unites de traitement connectees a un bus de communication, et adressables par leurs fonctionnalites
|
GB2382898B
(en)
*
|
2000-12-29 |
2005-06-29 |
Zarlink Semiconductor Ltd |
A method of managing data
|
US6889336B2
(en)
*
|
2001-01-05 |
2005-05-03 |
Micron Technology, Inc. |
Apparatus for improving output skew for synchronous integrate circuits has delay circuit for generating unique clock signal by applying programmable delay to delayed clock signal
|
DE10101553C1
(de)
*
|
2001-01-15 |
2002-07-25 |
Infineon Technologies Ag |
Halbleiterspeicher mit Verzögerungsregelkreis
|
US6700827B2
(en)
|
2001-02-08 |
2004-03-02 |
Integrated Device Technology, Inc. |
Cam circuit with error correction
|
US6587936B1
(en)
|
2001-02-21 |
2003-07-01 |
Cisco Technology, Inc. |
Multi-bank memory access method and apparatus
|
US7123660B2
(en)
*
|
2001-02-27 |
2006-10-17 |
Jazio, Inc. |
Method and system for deskewing parallel bus channels to increase data transfer rates
|
US6788593B2
(en)
|
2001-02-28 |
2004-09-07 |
Rambus, Inc. |
Asynchronous, high-bandwidth memory component using calibrated timing elements
|
US6889304B2
(en)
|
2001-02-28 |
2005-05-03 |
Rambus Inc. |
Memory device supporting a dynamically configurable core organization
|
US7610447B2
(en)
|
2001-02-28 |
2009-10-27 |
Rambus Inc. |
Upgradable memory system with reconfigurable interconnect
|
US9552047B2
(en)
|
2001-03-05 |
2017-01-24 |
Pact Xpp Technologies Ag |
Multiprocessor having runtime adjustable clock and clock dependent power supply
|
US9037807B2
(en)
|
2001-03-05 |
2015-05-19 |
Pact Xpp Technologies Ag |
Processor arrangement on a chip including data processing, memory, and interface elements
|
US9141390B2
(en)
|
2001-03-05 |
2015-09-22 |
Pact Xpp Technologies Ag |
Method of processing data with an array of data processors according to application ID
|
US9250908B2
(en)
|
2001-03-05 |
2016-02-02 |
Pact Xpp Technologies Ag |
Multi-processor bus and cache interconnection system
|
US9436631B2
(en)
|
2001-03-05 |
2016-09-06 |
Pact Xpp Technologies Ag |
Chip including memory element storing higher level memory data on a page by page basis
|
US7444531B2
(en)
|
2001-03-05 |
2008-10-28 |
Pact Xpp Technologies Ag |
Methods and devices for treating and processing data
|
MXPA03008563A
(es)
*
|
2001-03-23 |
2005-03-07 |
Advanced Bionutrition |
Alimentos microbianos para acuacultural y agricultura.
|
US6934823B2
(en)
*
|
2001-03-29 |
2005-08-23 |
Intel Corporation |
Method and apparatus for handling memory read return data from different time domains
|
US7500075B1
(en)
|
2001-04-17 |
2009-03-03 |
Rambus Inc. |
Mechanism for enabling full data bus utilization without increasing data granularity
|
US7263148B2
(en)
*
|
2001-04-20 |
2007-08-28 |
Mastek International |
Source synchronous CDMA bus interface
|
US8391039B2
(en)
*
|
2001-04-24 |
2013-03-05 |
Rambus Inc. |
Memory module with termination component
|
US6675272B2
(en)
*
|
2001-04-24 |
2004-01-06 |
Rambus Inc. |
Method and apparatus for coordinating memory operations among diversely-located memory components
|
KR100412130B1
(ko)
|
2001-05-25 |
2003-12-31 |
주식회사 하이닉스반도체 |
램버스 디램의 출력전류 제어회로
|
US6532162B2
(en)
|
2001-05-26 |
2003-03-11 |
Intel Corporation |
Reference plane of integrated circuit packages
|
ITMI20011150A1
(it)
*
|
2001-05-30 |
2002-11-30 |
St Microelectronics Srl |
Multiplatore di colonna per memorie a semiconduttore
|
KR100434270B1
(ko)
*
|
2001-05-30 |
2004-06-04 |
엘지전자 주식회사 |
가전기기 네트워크 제어시스템
|
DE10126610B4
(de)
*
|
2001-05-31 |
2007-11-29 |
Infineon Technologies Ag |
Speichermodul und Verfahren zum Testen eines Halbleiterchips
|
US20020194363A1
(en)
*
|
2001-06-14 |
2002-12-19 |
Cypress Semiconductor Corp. |
Programmable protocol processing engine for network packet devices
|
US20020191621A1
(en)
*
|
2001-06-14 |
2002-12-19 |
Cypress Semiconductor Corp. |
Programmable protocol processing engine for network packet devices
|
US10031733B2
(en)
|
2001-06-20 |
2018-07-24 |
Scientia Sol Mentis Ag |
Method for processing data
|
US20030023492A1
(en)
*
|
2001-06-20 |
2003-01-30 |
John Riordan |
Method and system for collecting and processing marketing data
|
US6801989B2
(en)
*
|
2001-06-28 |
2004-10-05 |
Micron Technology, Inc. |
Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
|
US6710616B1
(en)
*
|
2001-07-30 |
2004-03-23 |
Lsi Logic Corporation |
Wafer level dynamic burn-in
|
KR100422585B1
(ko)
*
|
2001-08-08 |
2004-03-12 |
주식회사 하이닉스반도체 |
링 - 레지스터 제어형 지연 고정 루프 및 그의 제어방법
|
US6806728B2
(en)
*
|
2001-08-15 |
2004-10-19 |
Rambus, Inc. |
Circuit and method for interfacing to a bus channel
|
US7941056B2
(en)
*
|
2001-08-30 |
2011-05-10 |
Micron Technology, Inc. |
Optical interconnect in high-speed memory systems
|
US6735546B2
(en)
|
2001-08-31 |
2004-05-11 |
Matrix Semiconductor, Inc. |
Memory device and method for temperature-based control over write and/or read operations
|
US6724665B2
(en)
|
2001-08-31 |
2004-04-20 |
Matrix Semiconductor, Inc. |
Memory device and method for selectable sub-array activation
|
US7107374B1
(en)
|
2001-09-05 |
2006-09-12 |
Xilinx, Inc. |
Method for bus mastering for devices resident in configurable system logic
|
JP4000028B2
(ja)
*
|
2001-09-18 |
2007-10-31 |
株式会社東芝 |
同期型半導体記憶装置
|
DE10147138B4
(de)
*
|
2001-09-25 |
2009-01-22 |
Qimonda Ag |
Verfahren zur Integration von imperfekten Halbleiterspeichereinrichtungen in Datenverarbeitungsvorrichtungen
|
JP3959264B2
(ja)
*
|
2001-09-29 |
2007-08-15 |
株式会社東芝 |
積層型半導体装置
|
JP4308461B2
(ja)
*
|
2001-10-05 |
2009-08-05 |
ラムバス・インコーポレーテッド |
半導体記憶装置
|
US20030074434A1
(en)
*
|
2001-10-11 |
2003-04-17 |
Jason James L. |
Determination of message source in network communications
|
US6920540B2
(en)
|
2001-10-22 |
2005-07-19 |
Rambus Inc. |
Timing calibration apparatus and method for a memory device signaling system
|
US6542416B1
(en)
|
2001-11-02 |
2003-04-01 |
Rambus Inc. |
Methods and arrangements for conditionally enforcing CAS latencies in memory devices
|
US6838712B2
(en)
*
|
2001-11-26 |
2005-01-04 |
Micron Technology, Inc. |
Per-bit set-up and hold time adjustment for double-data rate synchronous DRAM
|
US20030101312A1
(en)
*
|
2001-11-26 |
2003-05-29 |
Doan Trung T. |
Machine state storage apparatus and method
|
KR100557550B1
(ko)
|
2001-12-21 |
2006-03-03 |
주식회사 하이닉스반도체 |
클럭 동기 회로
|
JP4204226B2
(ja)
*
|
2001-12-28 |
2009-01-07 |
日本テキサス・インスツルメンツ株式会社 |
デバイス識別方法、データ伝送方法、デバイス識別子付与装置、並びにデバイス
|
US7099922B2
(en)
*
|
2002-01-23 |
2006-08-29 |
International Business Machines Corporation |
Method and system for simultaneous management of multiple tokens on a communication ring
|
US7101770B2
(en)
|
2002-01-30 |
2006-09-05 |
Micron Technology, Inc. |
Capacitive techniques to reduce noise in high speed interconnections
|
US7698230B1
(en)
*
|
2002-02-15 |
2010-04-13 |
ContractPal, Inc. |
Transaction architecture utilizing transaction policy statements
|
KR100412142B1
(ko)
*
|
2002-02-26 |
2003-12-31 |
주식회사 하이닉스반도체 |
패킷 전송 방식의 반도체 메모리 장치에서 스페셜 모드를구현하는 회로
|
US7174401B2
(en)
|
2002-02-28 |
2007-02-06 |
Lsi Logic Corporation |
Look ahead split release for a data bus
|
TWI235919B
(en)
*
|
2002-03-05 |
2005-07-11 |
Via Tech Inc |
Data-transmission control method
|
US6751113B2
(en)
*
|
2002-03-07 |
2004-06-15 |
Netlist, Inc. |
Arrangement of integrated circuits in a memory module
|
US7235457B2
(en)
|
2002-03-13 |
2007-06-26 |
Micron Technology, Inc. |
High permeability layered films to reduce noise in high speed interconnects
|
US7689022B2
(en)
|
2002-03-15 |
2010-03-30 |
Affymetrix, Inc. |
System, method, and product for scanning of biological materials
|
US9170812B2
(en)
|
2002-03-21 |
2015-10-27 |
Pact Xpp Technologies Ag |
Data processing system having integrated pipelined array data processor
|
US6759881B2
(en)
|
2002-03-22 |
2004-07-06 |
Rambus Inc. |
System with phase jumping locked loop circuit
|
US6952123B2
(en)
|
2002-03-22 |
2005-10-04 |
Rambus Inc. |
System with dual rail regulated locked loop
|
US6922091B2
(en)
|
2002-09-03 |
2005-07-26 |
Rambus Inc. |
Locked loop circuit with clock hold function
|
US6911853B2
(en)
*
|
2002-03-22 |
2005-06-28 |
Rambus Inc. |
Locked loop with dual rail regulation
|
US7135903B2
(en)
*
|
2002-09-03 |
2006-11-14 |
Rambus Inc. |
Phase jumping locked loop circuit
|
FR2838006B1
(fr)
*
|
2002-04-02 |
2004-11-12 |
St Microelectronics Sa |
Dispositif et procede pour synchroniser un echange de donnees avec un organe distant
|
US6563730B1
(en)
|
2002-04-09 |
2003-05-13 |
National Semiconductor Corporation |
Low power static RAM architecture
|
US6762961B2
(en)
*
|
2002-04-16 |
2004-07-13 |
Sun Microsystems, Inc. |
Variable delay compensation for data-dependent mismatch in characteristic of opposing devices of a sense amplifier
|
US7231306B1
(en)
*
|
2002-04-30 |
2007-06-12 |
Rambus Inc. |
Method and apparatus for calibrating static timing offsets across multiple outputs
|
US6948019B2
(en)
*
|
2002-04-30 |
2005-09-20 |
Lsi Logic Corporation |
Apparatus for arbitrating non-queued split master devices on a data bus
|
US7020208B1
(en)
|
2002-05-03 |
2006-03-28 |
Pericom Semiconductor Corp. |
Differential clock signals encoded with data
|
US7133972B2
(en)
*
|
2002-06-07 |
2006-11-07 |
Micron Technology, Inc. |
Memory hub with internal cache and/or memory access prediction
|
KR100437467B1
(ko)
*
|
2002-07-03 |
2004-06-23 |
삼성전자주식회사 |
연속 버스트 읽기 동작 모드를 갖는 멀티 칩 시스템
|
US6944091B2
(en)
*
|
2002-07-10 |
2005-09-13 |
Samsung Electronics Co., Ltd. |
Latency control circuit and method of latency control
|
US7149824B2
(en)
|
2002-07-10 |
2006-12-12 |
Micron Technology, Inc. |
Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction
|
KR100486250B1
(ko)
*
|
2002-07-10 |
2005-05-03 |
삼성전자주식회사 |
고주파수 동작을 위한 동기식 반도체 장치의 레이턴시제어 회로 및 그 방법
|
US7298667B2
(en)
*
|
2002-07-10 |
2007-11-20 |
Samsung Electronic Co., Ltd. |
Latency control circuit and method of latency control
|
US7362800B1
(en)
|
2002-07-12 |
2008-04-22 |
Rambus Inc. |
Auto-configured equalizer
|
US8861667B1
(en)
|
2002-07-12 |
2014-10-14 |
Rambus Inc. |
Clock data recovery circuit with equalizer clock calibration
|
US7292629B2
(en)
|
2002-07-12 |
2007-11-06 |
Rambus Inc. |
Selectable-tap equalizer
|
US7200024B2
(en)
*
|
2002-08-02 |
2007-04-03 |
Micron Technology, Inc. |
System and method for optically interconnecting memory devices
|
US7117316B2
(en)
*
|
2002-08-05 |
2006-10-03 |
Micron Technology, Inc. |
Memory hub and access method having internal row caching
|
US7254331B2
(en)
*
|
2002-08-09 |
2007-08-07 |
Micron Technology, Inc. |
System and method for multiple bit optical data transmission in memory systems
|
US7149874B2
(en)
*
|
2002-08-16 |
2006-12-12 |
Micron Technology, Inc. |
Memory hub bypass circuit and method
|
US7124260B2
(en)
*
|
2002-08-26 |
2006-10-17 |
Micron Technology, Inc. |
Modified persistent auto precharge command protocol system and method for memory devices
|
US7081896B1
(en)
*
|
2002-08-27 |
2006-07-25 |
Nvidia Corporation |
Memory request timing randomizer
|
US7836252B2
(en)
|
2002-08-29 |
2010-11-16 |
Micron Technology, Inc. |
System and method for optimizing interconnections of memory devices in a multichip module
|
US6820181B2
(en)
|
2002-08-29 |
2004-11-16 |
Micron Technology, Inc. |
Method and system for controlling memory accesses to memory modules having a memory hub architecture
|
US6711051B1
(en)
|
2002-09-05 |
2004-03-23 |
National Semiconductor Corporation |
Static RAM architecture with bit line partitioning
|
AU2003289844A1
(en)
|
2002-09-06 |
2004-05-13 |
Pact Xpp Technologies Ag |
Reconfigurable sequencer structure
|
US7102907B2
(en)
*
|
2002-09-09 |
2006-09-05 |
Micron Technology, Inc. |
Wavelength division multiplexed memory module, memory system and method
|
US20040054864A1
(en)
*
|
2002-09-13 |
2004-03-18 |
Jameson Neil Andrew |
Memory controller
|
US20040064686A1
(en)
*
|
2002-09-30 |
2004-04-01 |
Miller Gregory L. |
Method and apparatus for marking current memory configuration
|
US6859434B2
(en)
|
2002-10-01 |
2005-02-22 |
Comsys Communication & Signal Processing Ltd. |
Data transfer scheme in a communications system incorporating multiple processing elements
|
US6982926B2
(en)
*
|
2002-10-04 |
2006-01-03 |
Pgs Americas, Inc. |
Apparatus and method for bubble shielding towed marine cable
|
US20040081179A1
(en)
*
|
2002-10-23 |
2004-04-29 |
Gregorcyk Arthur J. |
Method and system for selecting between serial storage buses using data signals of the buses
|
JP3773195B2
(ja)
*
|
2002-10-25 |
2006-05-10 |
インターナショナル・ビジネス・マシーンズ・コーポレーション |
メモリモジュール、情報処理装置、メモリモジュールに関する初期設定方法、並びにプログラム
|
US7415565B2
(en)
*
|
2002-10-31 |
2008-08-19 |
Ring Technology Enterprises, Llc |
Methods and systems for a storage system with a program-controlled switch for routing data
|
US7197662B2
(en)
*
|
2002-10-31 |
2007-03-27 |
Ring Technology Enterprises, Llc |
Methods and systems for a storage system
|
US7707351B2
(en)
*
|
2002-10-31 |
2010-04-27 |
Ring Technology Enterprises Of Texas, Llc |
Methods and systems for an identifier-based memory section
|
US6879526B2
(en)
*
|
2002-10-31 |
2005-04-12 |
Ring Technology Enterprises Llc |
Methods and apparatus for improved memory access
|
US6954394B2
(en)
*
|
2002-11-27 |
2005-10-11 |
Matrix Semiconductor, Inc. |
Integrated circuit and method for selecting a set of memory-cell-layer-dependent or temperature-dependent operating conditions
|
US7051229B2
(en)
*
|
2002-12-03 |
2006-05-23 |
Alcatel Canada Inc. |
Logical bus overlay for increasing the existing system bus data rate
|
KR100506062B1
(ko)
*
|
2002-12-18 |
2005-08-05 |
주식회사 하이닉스반도체 |
복합형 메모리 장치
|
KR100506448B1
(ko)
*
|
2002-12-27 |
2005-08-08 |
주식회사 하이닉스반도체 |
불휘발성 강유전체 메모리를 이용한 인터리브 제어 장치
|
US7362697B2
(en)
*
|
2003-01-09 |
2008-04-22 |
International Business Machines Corporation |
Self-healing chip-to-chip interface
|
US6826663B2
(en)
*
|
2003-01-13 |
2004-11-30 |
Rambus Inc. |
Coded write masking
|
GB2424105B
(en)
*
|
2003-01-13 |
2007-03-07 |
Rambus Inc |
Coded write masking
|
DE10302128B3
(de)
*
|
2003-01-21 |
2004-09-09 |
Infineon Technologies Ag |
Pufferverstärkeranordnung
|
KR100507367B1
(ko)
*
|
2003-01-24 |
2005-08-05 |
주식회사 하이닉스반도체 |
불휘발성 강유전체 메모리를 이용한 직렬 버스 제어 장치
|
US6967896B2
(en)
*
|
2003-01-30 |
2005-11-22 |
Saifun Semiconductors Ltd |
Address scramble
|
DE10307548A1
(de)
*
|
2003-02-21 |
2004-09-09 |
Infineon Technologies Ag |
Synchrones Speichersystem sowie Verfahren und Protokoll zur Kommunikation in einem synchronen Speichersystem
|
JP2004259318A
(ja)
*
|
2003-02-24 |
2004-09-16 |
Renesas Technology Corp |
同期型半導体記憶装置
|
JP2004265265A
(ja)
*
|
2003-03-04 |
2004-09-24 |
Matsushita Electric Ind Co Ltd |
データ転送制御装置
|
CN100337269C
(zh)
*
|
2003-04-08 |
2007-09-12 |
华为技术有限公司 |
一种语音包汇聚转发实体和编解码实体配合的方法
|
US20050044174A1
(en)
*
|
2003-04-11 |
2005-02-24 |
Sun Microsystems, Inc. |
Multi-node computer system where active devices selectively initiate certain transactions using remote-type address packets
|
US7234099B2
(en)
*
|
2003-04-14 |
2007-06-19 |
International Business Machines Corporation |
High reliability memory module with a fault tolerant address and command bus
|
US6741111B1
(en)
|
2003-04-21 |
2004-05-25 |
Pericom Semiconductor Corp. |
Data register for buffering double-data-rate DRAMs with reduced data-input-path power consumption
|
US7028155B2
(en)
*
|
2003-04-22 |
2006-04-11 |
Hewlett-Packard Development Company, L.P. |
Master-slave data management system and method
|
US6996785B1
(en)
|
2003-04-25 |
2006-02-07 |
Universal Network Machines, Inc . |
On-chip packet-based interconnections using repeaters/routers
|
US7287143B2
(en)
*
|
2003-04-30 |
2007-10-23 |
Hynix Semiconductor Inc. |
Synchronous memory device having advanced data align circuit
|
US7266679B2
(en)
*
|
2003-05-01 |
2007-09-04 |
Dell Products L.P. |
System and method for reducing instability in an information handling system
|
US20040225944A1
(en)
*
|
2003-05-09 |
2004-11-11 |
Brueggen Christopher M. |
Systems and methods for processing an error correction code word for storage in memory components
|
US7392347B2
(en)
*
|
2003-05-10 |
2008-06-24 |
Hewlett-Packard Development Company, L.P. |
Systems and methods for buffering data between a coherency cache controller and memory
|
US20050071542A1
(en)
*
|
2003-05-13 |
2005-03-31 |
Advanced Micro Devices, Inc. |
Prefetch mechanism for use in a system including a host connected to a plurality of memory modules via a serial memory interconnect
|
US20040232956A1
(en)
*
|
2003-05-22 |
2004-11-25 |
Rambus Inc |
Synchronized clocking
|
DE10323415A1
(de)
*
|
2003-05-23 |
2004-12-30 |
Infineon Technologies Ag |
Speicheranordnung
|
US6838902B1
(en)
*
|
2003-05-28 |
2005-01-04 |
Actel Corporation |
Synchronous first-in/first-out block memory for a field programmable gate array
|
US7127629B2
(en)
*
|
2003-06-03 |
2006-10-24 |
Intel Corporation |
Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
|
US7194581B2
(en)
*
|
2003-06-03 |
2007-03-20 |
Intel Corporation |
Memory channel with hot add/remove
|
US7200787B2
(en)
*
|
2003-06-03 |
2007-04-03 |
Intel Corporation |
Memory channel utilizing permuting status patterns
|
US7165153B2
(en)
|
2003-06-04 |
2007-01-16 |
Intel Corporation |
Memory channel with unidirectional links
|
US8171331B2
(en)
*
|
2003-06-04 |
2012-05-01 |
Intel Corporation |
Memory channel having deskew separate from redrive
|
US7340537B2
(en)
*
|
2003-06-04 |
2008-03-04 |
Intel Corporation |
Memory channel with redundant presence detect
|
US7386768B2
(en)
|
2003-06-05 |
2008-06-10 |
Intel Corporation |
Memory channel with bit lane fail-over
|
US7245145B2
(en)
*
|
2003-06-11 |
2007-07-17 |
Micron Technology, Inc. |
Memory module and method having improved signal routing topology
|
US7168027B2
(en)
|
2003-06-12 |
2007-01-23 |
Micron Technology, Inc. |
Dynamic synchronization of data capture on an optical or other high speed communications link
|
US7047385B1
(en)
*
|
2003-06-16 |
2006-05-16 |
Cisco Technology, Inc. |
High-speed memory for use in networking systems
|
US7120727B2
(en)
*
|
2003-06-19 |
2006-10-10 |
Micron Technology, Inc. |
Reconfigurable memory module and method
|
US7428644B2
(en)
*
|
2003-06-20 |
2008-09-23 |
Micron Technology, Inc. |
System and method for selective memory module power management
|
US7260685B2
(en)
|
2003-06-20 |
2007-08-21 |
Micron Technology, Inc. |
Memory hub and access method having internal prefetch buffers
|
US7107415B2
(en)
*
|
2003-06-20 |
2006-09-12 |
Micron Technology, Inc. |
Posted write buffers and methods of posting write requests in memory modules
|
DE10328658A1
(de)
|
2003-06-26 |
2005-02-10 |
Infineon Technologies Ag |
Hub-Baustein für ein oder mehrere Speichermodule
|
DE10330593B4
(de)
*
|
2003-07-07 |
2010-11-04 |
Qimonda Ag |
Integrierter Taktversorgungsbaustein für ein Speichermodul, Speichermodul, welches den integrierten Taktversorgungsbaustein umfasst, sowie Verfahren zum Betreiben des Speichermoduls unter Testbedingungen
|
US7356627B2
(en)
*
|
2003-07-10 |
2008-04-08 |
Nokia Corporation |
Device identification
|
US6870749B1
(en)
|
2003-07-15 |
2005-03-22 |
Integrated Device Technology, Inc. |
Content addressable memory (CAM) devices with dual-function check bit cells that support column redundancy and check bit cells with reduced susceptibility to soft errors
|
US6987684B1
(en)
|
2003-07-15 |
2006-01-17 |
Integrated Device Technology, Inc. |
Content addressable memory (CAM) devices having multi-block error detection logic and entry selective error correction logic therein
|
US7193876B1
(en)
|
2003-07-15 |
2007-03-20 |
Kee Park |
Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors
|
US7389364B2
(en)
|
2003-07-22 |
2008-06-17 |
Micron Technology, Inc. |
Apparatus and method for direct memory access in a hub-based memory system
|
US7428245B1
(en)
*
|
2003-08-01 |
2008-09-23 |
Staccato Communications, Inc. |
Split medium access and control layer communications system
|
US6861884B1
(en)
*
|
2003-08-04 |
2005-03-01 |
Rambus Inc. |
Phase synchronization for wide area integrated circuits
|
US7317415B2
(en)
|
2003-08-08 |
2008-01-08 |
Affymetrix, Inc. |
System, method, and product for scanning of biological materials employing dual analog integrators
|
US7210059B2
(en)
*
|
2003-08-19 |
2007-04-24 |
Micron Technology, Inc. |
System and method for on-board diagnostics of memory modules
|
US7133991B2
(en)
*
|
2003-08-20 |
2006-11-07 |
Micron Technology, Inc. |
Method and system for capturing and bypassing memory transactions in a hub-based memory system
|
US7136958B2
(en)
|
2003-08-28 |
2006-11-14 |
Micron Technology, Inc. |
Multiple processor system and method including multiple memory hub modules
|
US20050050237A1
(en)
*
|
2003-08-28 |
2005-03-03 |
Jeddeloh Joseph M. |
Memory module and method having on-board data search capabilities and processor-based system using such memory modules
|
US7084894B2
(en)
*
|
2003-09-12 |
2006-08-01 |
Hewlett-Packard Development Company, L.P. |
Optical disc drive focusing apparatus
|
US7310752B2
(en)
*
|
2003-09-12 |
2007-12-18 |
Micron Technology, Inc. |
System and method for on-board timing margin testing of memory modules
|
US7177201B1
(en)
|
2003-09-17 |
2007-02-13 |
Sun Microsystems, Inc. |
Negative bias temperature instability (NBTI) preconditioning of matched devices
|
US6961276B2
(en)
*
|
2003-09-17 |
2005-11-01 |
International Business Machines Corporation |
Random access memory having an adaptable latency
|
US7194593B2
(en)
|
2003-09-18 |
2007-03-20 |
Micron Technology, Inc. |
Memory hub with integrated non-volatile memory
|
US20050063506A1
(en)
*
|
2003-09-23 |
2005-03-24 |
Sony Corporation |
Method and system for jitter correction
|
US7057958B2
(en)
*
|
2003-09-30 |
2006-06-06 |
Sandisk Corporation |
Method and system for temperature compensation for memory cells with temperature-dependent behavior
|
US7164612B1
(en)
|
2003-10-10 |
2007-01-16 |
Sun Microsystems, Inc. |
Test circuit for measuring sense amplifier and memory mismatches
|
US7020035B1
(en)
|
2003-10-10 |
2006-03-28 |
Sun Microsystems, Inc. |
Measuring and correcting sense amplifier and memory mismatches using NBTI
|
US7120743B2
(en)
*
|
2003-10-20 |
2006-10-10 |
Micron Technology, Inc. |
Arbitration system and method for memory responses in a hub-based memory system
|
US7234070B2
(en)
*
|
2003-10-27 |
2007-06-19 |
Micron Technology, Inc. |
System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
|
US7237042B2
(en)
*
|
2003-10-29 |
2007-06-26 |
Intel Corporation |
Mechanism for generating a virtual identifier
|
US7243205B2
(en)
*
|
2003-11-13 |
2007-07-10 |
Intel Corporation |
Buffered memory module with implicit to explicit memory command expansion
|
US7177211B2
(en)
*
|
2003-11-13 |
2007-02-13 |
Intel Corporation |
Memory channel test fixture and method
|
US7065666B2
(en)
*
|
2003-11-13 |
2006-06-20 |
Micron Technology, Inc. |
Apparatus and method for generating a delayed clock signal
|
US7447953B2
(en)
|
2003-11-14 |
2008-11-04 |
Intel Corporation |
Lane testing with variable mapping
|
US7219294B2
(en)
*
|
2003-11-14 |
2007-05-15 |
Intel Corporation |
Early CRC delivery for partial frame
|
US7143207B2
(en)
*
|
2003-11-14 |
2006-11-28 |
Intel Corporation |
Data accumulation between data path having redrive circuit and memory device
|
JP2005182872A
(ja)
*
|
2003-12-17 |
2005-07-07 |
Toshiba Corp |
不揮発性半導体記憶装置
|
US7304875B1
(en)
|
2003-12-17 |
2007-12-04 |
Integrated Device Technology. Inc. |
Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same
|
JP2005190036A
(ja)
*
|
2003-12-25 |
2005-07-14 |
Hitachi Ltd |
記憶制御装置及び記憶制御装置の制御方法
|
JP4741226B2
(ja)
*
|
2003-12-25 |
2011-08-03 |
株式会社日立製作所 |
半導体メモリモジュール、およびメモリシステム
|
US7330992B2
(en)
|
2003-12-29 |
2008-02-12 |
Micron Technology, Inc. |
System and method for read synchronization of memory modules
|
US7631138B2
(en)
*
|
2003-12-30 |
2009-12-08 |
Sandisk Corporation |
Adaptive mode switching of flash memory address mapping based on host usage characteristics
|
US8504798B2
(en)
|
2003-12-30 |
2013-08-06 |
Sandisk Technologies Inc. |
Management of non-volatile memory systems having large erase blocks
|
US8250295B2
(en)
|
2004-01-05 |
2012-08-21 |
Smart Modular Technologies, Inc. |
Multi-rank memory module that emulates a memory module having a different number of ranks
|
KR100558557B1
(ko)
*
|
2004-01-20 |
2006-03-10 |
삼성전자주식회사 |
반도체 메모리 장치에서의 데이터 샘플링 방법 및 그에따른 데이터 샘플링 회로
|
US7042777B2
(en)
*
|
2004-01-28 |
2006-05-09 |
Infineon Technologies Ag |
Memory device with non-variable write latency
|
US20050018495A1
(en)
*
|
2004-01-29 |
2005-01-27 |
Netlist, Inc. |
Arrangement of integrated circuits in a memory module
|
US7188219B2
(en)
|
2004-01-30 |
2007-03-06 |
Micron Technology, Inc. |
Buffer control system and method for a memory system having outstanding read and write request buffers
|
US7788451B2
(en)
|
2004-02-05 |
2010-08-31 |
Micron Technology, Inc. |
Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
|
US7412574B2
(en)
|
2004-02-05 |
2008-08-12 |
Micron Technology, Inc. |
System and method for arbitration of memory responses in a hub-based memory system
|
US7181584B2
(en)
*
|
2004-02-05 |
2007-02-20 |
Micron Technology, Inc. |
Dynamic command and/or address mirroring system and method for memory modules
|
KR100604836B1
(ko)
*
|
2004-02-26 |
2006-07-26 |
삼성전자주식회사 |
어드레스 버스 라인 상에 동시 양방향 입출력(sbdi/o)회로를 채용하는 메모리 시스템
|
US7289386B2
(en)
|
2004-03-05 |
2007-10-30 |
Netlist, Inc. |
Memory module decoder
|
US7916574B1
(en)
|
2004-03-05 |
2011-03-29 |
Netlist, Inc. |
Circuit providing load isolation and memory domain translation for memory module
|
US7366864B2
(en)
|
2004-03-08 |
2008-04-29 |
Micron Technology, Inc. |
Memory hub architecture having programmable lane widths
|
US7257683B2
(en)
*
|
2004-03-24 |
2007-08-14 |
Micron Technology, Inc. |
Memory arbitration system and method having an arbitration packet protocol
|
US7120723B2
(en)
*
|
2004-03-25 |
2006-10-10 |
Micron Technology, Inc. |
System and method for memory hub-based expansion bus
|
CN1938897A
(zh)
|
2004-03-29 |
2007-03-28 |
日本电气株式会社 |
数据传输装置、数据传输线和数据传输方法
|
US7213082B2
(en)
|
2004-03-29 |
2007-05-01 |
Micron Technology, Inc. |
Memory hub and method for providing memory sequencing hints
|
US7447240B2
(en)
*
|
2004-03-29 |
2008-11-04 |
Micron Technology, Inc. |
Method and system for synchronizing communications links in a hub-based memory system
|
US6980042B2
(en)
*
|
2004-04-05 |
2005-12-27 |
Micron Technology, Inc. |
Delay line synchronizer apparatus and method
|
US7590797B2
(en)
|
2004-04-08 |
2009-09-15 |
Micron Technology, Inc. |
System and method for optimizing interconnections of components in a multichip memory module
|
US7142479B2
(en)
*
|
2004-04-19 |
2006-11-28 |
Nokia Corporation |
Addressing data within dynamic random access memory
|
TWI252409B
(en)
*
|
2004-04-26 |
2006-04-01 |
Sunplus Technology Co Ltd |
Enhanced expandable time-sharing bus device
|
US7162567B2
(en)
*
|
2004-05-14 |
2007-01-09 |
Micron Technology, Inc. |
Memory hub and method for memory sequencing
|
US7222213B2
(en)
*
|
2004-05-17 |
2007-05-22 |
Micron Technology, Inc. |
System and method for communicating the synchronization status of memory modules during initialization of the memory modules
|
US20050259692A1
(en)
*
|
2004-05-19 |
2005-11-24 |
Zerbe Jared L |
Crosstalk minimization in serial link systems
|
DE102004025984A1
(de)
*
|
2004-05-26 |
2005-12-15 |
Sms Demag Ag |
Verfahren und Einrichtung für die Montage und für Funktionsprüfung von Walzarmaturen in Walzgerüsten oder in Walzstraßen, wie bspw. Tandemwalzstraßen
|
US7363419B2
(en)
|
2004-05-28 |
2008-04-22 |
Micron Technology, Inc. |
Method and system for terminating write commands in a hub-based memory system
|
US7212423B2
(en)
*
|
2004-05-31 |
2007-05-01 |
Intel Corporation |
Memory agent core clock aligned to lane
|
US7519788B2
(en)
|
2004-06-04 |
2009-04-14 |
Micron Technology, Inc. |
System and method for an asynchronous data buffer having buffer write and read pointers
|
US7310748B2
(en)
*
|
2004-06-04 |
2007-12-18 |
Micron Technology, Inc. |
Memory hub tester interface and method for use thereof
|
JP4610235B2
(ja)
*
|
2004-06-07 |
2011-01-12 |
ルネサスエレクトロニクス株式会社 |
階層型モジュール
|
DE102004031715B4
(de)
*
|
2004-06-30 |
2013-05-29 |
Globalfoundries Inc. |
Kombinierte On-Chip-Befehls- und Antwortdatenschnittstelle
|
US7383399B2
(en)
*
|
2004-06-30 |
2008-06-03 |
Intel Corporation |
Method and apparatus for memory compression
|
US20060004953A1
(en)
*
|
2004-06-30 |
2006-01-05 |
Vogt Pete D |
Method and apparatus for increased memory bandwidth
|
DE102004032943A1
(de)
*
|
2004-07-07 |
2006-02-02 |
Siemens Ag |
Verfahren zur optimierten Zugriffssteuerung eines Mikro-Controllers auf einen Schaltkreis
|
US7254659B2
(en)
*
|
2004-07-26 |
2007-08-07 |
Motorola, Inc. |
Method of VMEbus split-read transaction
|
US20060036826A1
(en)
*
|
2004-07-30 |
2006-02-16 |
International Business Machines Corporation |
System, method and storage medium for providing a bus speed multiplier
|
US7389375B2
(en)
|
2004-07-30 |
2008-06-17 |
International Business Machines Corporation |
System, method and storage medium for a multi-mode memory buffer device
|
US7296129B2
(en)
|
2004-07-30 |
2007-11-13 |
International Business Machines Corporation |
System, method and storage medium for providing a serialized memory interface with a bus repeater
|
US7539800B2
(en)
*
|
2004-07-30 |
2009-05-26 |
International Business Machines Corporation |
System, method and storage medium for providing segment level sparing
|
US7224595B2
(en)
*
|
2004-07-30 |
2007-05-29 |
International Business Machines Corporation |
276-Pin buffered memory module with enhanced fault tolerance
|
US7287235B1
(en)
*
|
2004-08-06 |
2007-10-23 |
Calypto Design Systems, Inc. |
Method of simplifying a circuit for equivalence checking
|
US7366942B2
(en)
*
|
2004-08-12 |
2008-04-29 |
Micron Technology, Inc. |
Method and apparatus for high-speed input sampling
|
US8190808B2
(en)
|
2004-08-17 |
2012-05-29 |
Rambus Inc. |
Memory device having staggered memory operations
|
US7392331B2
(en)
*
|
2004-08-31 |
2008-06-24 |
Micron Technology, Inc. |
System and method for transmitting data packets in a computer system having a memory hub architecture
|
US7301831B2
(en)
*
|
2004-09-15 |
2007-11-27 |
Rambus Inc. |
Memory systems with variable delays for write data signals
|
US7324403B2
(en)
*
|
2004-09-24 |
2008-01-29 |
Intel Corporation |
Latency normalization by balancing early and late clocks
|
US7254075B2
(en)
|
2004-09-30 |
2007-08-07 |
Rambus Inc. |
Integrated circuit memory system having dynamic memory bank count and page size
|
US7280428B2
(en)
*
|
2004-09-30 |
2007-10-09 |
Rambus Inc. |
Multi-column addressing mode memory system including an integrated circuit memory device
|
EP1647989A1
(en)
*
|
2004-10-18 |
2006-04-19 |
Dialog Semiconductor GmbH |
Dynamical adaption of memory sense electronics
|
US7305574B2
(en)
*
|
2004-10-29 |
2007-12-04 |
International Business Machines Corporation |
System, method and storage medium for bus calibration in a memory subsystem
|
US7331010B2
(en)
|
2004-10-29 |
2008-02-12 |
International Business Machines Corporation |
System, method and storage medium for providing fault detection and correction in a memory subsystem
|
US7356737B2
(en)
*
|
2004-10-29 |
2008-04-08 |
International Business Machines Corporation |
System, method and storage medium for testing a memory module
|
US7395476B2
(en)
*
|
2004-10-29 |
2008-07-01 |
International Business Machines Corporation |
System, method and storage medium for providing a high speed test interface to a memory subsystem
|
US7512762B2
(en)
|
2004-10-29 |
2009-03-31 |
International Business Machines Corporation |
System, method and storage medium for a memory subsystem with positional read data latency
|
US7277988B2
(en)
*
|
2004-10-29 |
2007-10-02 |
International Business Machines Corporation |
System, method and storage medium for providing data caching and data compression in a memory subsystem
|
US7299313B2
(en)
|
2004-10-29 |
2007-11-20 |
International Business Machines Corporation |
System, method and storage medium for a memory subsystem command interface
|
US7441060B2
(en)
|
2004-10-29 |
2008-10-21 |
International Business Machines Corporation |
System, method and storage medium for providing a service interface to a memory system
|
US7310704B1
(en)
*
|
2004-11-02 |
2007-12-18 |
Symantec Operating Corporation |
System and method for performing online backup and restore of volume configuration information
|
JP4419074B2
(ja)
*
|
2004-11-15 |
2010-02-24 |
エルピーダメモリ株式会社 |
半導体記憶装置
|
US7536666B1
(en)
*
|
2004-11-19 |
2009-05-19 |
Xilinx, Inc. |
Integrated circuit and method of routing a clock signal in an integrated circuit
|
US8595459B2
(en)
|
2004-11-29 |
2013-11-26 |
Rambus Inc. |
Micro-threaded memory
|
US7301838B2
(en)
*
|
2004-12-13 |
2007-11-27 |
Innovative Silicon S.A. |
Sense amplifier circuitry and architecture to write data into and/or read from memory cells
|
US7218570B2
(en)
*
|
2004-12-17 |
2007-05-15 |
Sandisk 3D Llc |
Apparatus and method for memory operations using address-dependent conditions
|
US20060164909A1
(en)
*
|
2005-01-24 |
2006-07-27 |
International Business Machines Corporation |
System, method and storage medium for providing programmable delay chains for a memory system
|
US20060168407A1
(en)
*
|
2005-01-26 |
2006-07-27 |
Micron Technology, Inc. |
Memory hub system and method having large virtual page size
|
US20060179191A1
(en)
*
|
2005-02-10 |
2006-08-10 |
Young David W |
Covert channel firewall
|
JP2006285602A
(ja)
*
|
2005-03-31 |
2006-10-19 |
Nec Corp |
メモリシステム、情報処理機器、データ転送方法、プログラム、記録媒体
|
US7702839B2
(en)
*
|
2005-04-12 |
2010-04-20 |
Nokia Corporation |
Memory interface for volatile and non-volatile memory devices
|
US20060248305A1
(en)
*
|
2005-04-13 |
2006-11-02 |
Wayne Fang |
Memory device having width-dependent output latency
|
US7184327B2
(en)
*
|
2005-04-14 |
2007-02-27 |
Micron Technology, Inc. |
System and method for enhanced mode register definitions
|
KR100670656B1
(ko)
*
|
2005-06-09 |
2007-01-17 |
주식회사 하이닉스반도체 |
반도체 메모리 장치
|
US8244971B2
(en)
|
2006-07-31 |
2012-08-14 |
Google Inc. |
Memory circuit system and method
|
US20080082763A1
(en)
|
2006-10-02 |
2008-04-03 |
Metaram, Inc. |
Apparatus and method for power management of memory circuits by a system or component thereof
|
US8335894B1
(en)
|
2008-07-25 |
2012-12-18 |
Google Inc. |
Configurable memory system with interface circuit
|
US10013371B2
(en)
|
2005-06-24 |
2018-07-03 |
Google Llc |
Configurable memory circuit system and method
|
US8327104B2
(en)
|
2006-07-31 |
2012-12-04 |
Google Inc. |
Adjusting the timing of signals associated with a memory system
|
US7609567B2
(en)
|
2005-06-24 |
2009-10-27 |
Metaram, Inc. |
System and method for simulating an aspect of a memory circuit
|
US7386656B2
(en)
|
2006-07-31 |
2008-06-10 |
Metaram, Inc. |
Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
|
US8359187B2
(en)
|
2005-06-24 |
2013-01-22 |
Google Inc. |
Simulating a different number of memory circuit devices
|
US8438328B2
(en)
|
2008-02-21 |
2013-05-07 |
Google Inc. |
Emulation of abstracted DIMMs using abstracted DRAMs
|
US8796830B1
(en)
|
2006-09-01 |
2014-08-05 |
Google Inc. |
Stackable low-profile lead frame package
|
US7392338B2
(en)
|
2006-07-31 |
2008-06-24 |
Metaram, Inc. |
Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
|
US7590796B2
(en)
|
2006-07-31 |
2009-09-15 |
Metaram, Inc. |
System and method for power management in memory systems
|
US9171585B2
(en)
|
2005-06-24 |
2015-10-27 |
Google Inc. |
Configurable memory circuit system and method
|
US20080028136A1
(en)
*
|
2006-07-31 |
2008-01-31 |
Schakel Keith R |
Method and apparatus for refresh management of memory modules
|
US8077535B2
(en)
|
2006-07-31 |
2011-12-13 |
Google Inc. |
Memory refresh apparatus and method
|
US8090897B2
(en)
|
2006-07-31 |
2012-01-03 |
Google Inc. |
System and method for simulating an aspect of a memory circuit
|
US9507739B2
(en)
|
2005-06-24 |
2016-11-29 |
Google Inc. |
Configurable memory circuit system and method
|
US8386722B1
(en)
|
2008-06-23 |
2013-02-26 |
Google Inc. |
Stacked DIMM memory interface
|
US20080126690A1
(en)
*
|
2006-02-09 |
2008-05-29 |
Rajan Suresh N |
Memory module with memory stack
|
US8081474B1
(en)
|
2007-12-18 |
2011-12-20 |
Google Inc. |
Embossed heat spreader
|
US8060774B2
(en)
|
2005-06-24 |
2011-11-15 |
Google Inc. |
Memory systems and memory modules
|
US8111566B1
(en)
|
2007-11-16 |
2012-02-07 |
Google, Inc. |
Optimal channel design for memory devices for providing a high-speed memory interface
|
US8089795B2
(en)
|
2006-02-09 |
2012-01-03 |
Google Inc. |
Memory module with memory stack and interface with enhanced capabilities
|
US7580312B2
(en)
|
2006-07-31 |
2009-08-25 |
Metaram, Inc. |
Power saving system and method for use with a plurality of memory circuits
|
US8130560B1
(en)
|
2006-11-13 |
2012-03-06 |
Google Inc. |
Multi-rank partial width memory modules
|
US8041881B2
(en)
*
|
2006-07-31 |
2011-10-18 |
Google Inc. |
Memory device with emulated characteristics
|
US8397013B1
(en)
|
2006-10-05 |
2013-03-12 |
Google Inc. |
Hybrid memory module
|
US8055833B2
(en)
|
2006-10-05 |
2011-11-08 |
Google Inc. |
System and method for increasing capacity, performance, and flexibility of flash storage
|
US20070014168A1
(en)
*
|
2005-06-24 |
2007-01-18 |
Rajan Suresh N |
Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies
|
US9542352B2
(en)
*
|
2006-02-09 |
2017-01-10 |
Google Inc. |
System and method for reducing command scheduling constraints of memory circuits
|
KR100674978B1
(ko)
*
|
2005-06-27 |
2007-01-29 |
삼성전자주식회사 |
반도체 장치의 일부 어드레스 핀의 터미네이션 값을조절하는 방법 및 이를 이용한 반도체 장치
|
US7872892B2
(en)
|
2005-07-05 |
2011-01-18 |
Intel Corporation |
Identifying and accessing individual memory devices in a memory channel
|
KR100615580B1
(ko)
*
|
2005-07-05 |
2006-08-25 |
삼성전자주식회사 |
반도체 메모리 장치 및 이 장치의 데이터 입출력 방법과이를 구비한 메모리 시스템
|
US7660183B2
(en)
*
|
2005-08-01 |
2010-02-09 |
Rambus Inc. |
Low power memory device
|
KR101303518B1
(ko)
|
2005-09-02 |
2013-09-03 |
구글 인코포레이티드 |
Dram 적층 방법 및 장치
|
US7616036B1
(en)
|
2005-09-12 |
2009-11-10 |
Virage Logic Corporation |
Programmable strobe and clock generator
|
US7519888B2
(en)
|
2005-09-12 |
2009-04-14 |
Virage Logic Corporation |
Input-output device testing
|
US7464225B2
(en)
*
|
2005-09-26 |
2008-12-09 |
Rambus Inc. |
Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
|
US11328764B2
(en)
|
2005-09-26 |
2022-05-10 |
Rambus Inc. |
Memory system topologies including a memory die stack
|
US7562271B2
(en)
|
2005-09-26 |
2009-07-14 |
Rambus Inc. |
Memory system topologies including a buffer device and an integrated circuit memory device
|
US7403446B1
(en)
*
|
2005-09-27 |
2008-07-22 |
Cypress Semiconductor Corporation |
Single late-write for standard synchronous SRAMs
|
US7652922B2
(en)
|
2005-09-30 |
2010-01-26 |
Mosaid Technologies Incorporated |
Multiple independent serial link memory
|
TWI446356B
(zh)
|
2005-09-30 |
2014-07-21 |
Mosaid Technologies Inc |
具有輸出控制之記憶體及其系統
|
US7478259B2
(en)
*
|
2005-10-31 |
2009-01-13 |
International Business Machines Corporation |
System, method and storage medium for deriving clocks in a memory system
|
KR100668498B1
(ko)
|
2005-11-09 |
2007-01-12 |
주식회사 하이닉스반도체 |
반도체 메모리의 데이터 출력장치 및 방법
|
US7685392B2
(en)
|
2005-11-28 |
2010-03-23 |
International Business Machines Corporation |
Providing indeterminate read data latency in a memory system
|
US7679401B1
(en)
*
|
2005-12-01 |
2010-03-16 |
Tabula, Inc. |
User registers implemented with routing circuits in a configurable IC
|
JP4799157B2
(ja)
|
2005-12-06 |
2011-10-26 |
エルピーダメモリ株式会社 |
積層型半導体装置
|
US9632929B2
(en)
|
2006-02-09 |
2017-04-25 |
Google Inc. |
Translating an address associated with a command communicated between a system and memory circuits
|
WO2007099447A2
(en)
*
|
2006-03-02 |
2007-09-07 |
Nokia Corporation |
Method and system for flexible burst length control
|
US7404055B2
(en)
|
2006-03-28 |
2008-07-22 |
Intel Corporation |
Memory transfer with early access to critical portion
|
US8335868B2
(en)
*
|
2006-03-28 |
2012-12-18 |
Mosaid Technologies Incorporated |
Apparatus and method for establishing device identifiers for serially interconnected devices
|
US7681102B2
(en)
*
|
2006-04-03 |
2010-03-16 |
Qlogic, Corporation |
Byte level protection in PCI-Express devices
|
US20070260841A1
(en)
|
2006-05-02 |
2007-11-08 |
Hampel Craig E |
Memory module with reduced access granularity
|
JP5065618B2
(ja)
*
|
2006-05-16 |
2012-11-07 |
株式会社日立製作所 |
メモリモジュール
|
US7636813B2
(en)
|
2006-05-22 |
2009-12-22 |
International Business Machines Corporation |
Systems and methods for providing remote pre-fetch buffers
|
US7640386B2
(en)
|
2006-05-24 |
2009-12-29 |
International Business Machines Corporation |
Systems and methods for providing memory modules with multiple hub devices
|
US7283414B1
(en)
|
2006-05-24 |
2007-10-16 |
Sandisk 3D Llc |
Method for improving the precision of a temperature-sensor circuit
|
US7594055B2
(en)
*
|
2006-05-24 |
2009-09-22 |
International Business Machines Corporation |
Systems and methods for providing distributed technology independent memory controllers
|
US7584336B2
(en)
|
2006-06-08 |
2009-09-01 |
International Business Machines Corporation |
Systems and methods for providing data modification operations in memory subsystems
|
US20070300077A1
(en)
*
|
2006-06-26 |
2007-12-27 |
Seshadri Mani |
Method and apparatus for biometric verification of secondary authentications
|
US7617367B2
(en)
*
|
2006-06-27 |
2009-11-10 |
International Business Machines Corporation |
Memory system including a two-on-one link memory subsystem interconnection
|
US20080028135A1
(en)
*
|
2006-07-31 |
2008-01-31 |
Metaram, Inc. |
Multiple-component memory interface system and method
|
US20080028137A1
(en)
*
|
2006-07-31 |
2008-01-31 |
Schakel Keith R |
Method and Apparatus For Refresh Management of Memory Modules
|
US7724589B2
(en)
|
2006-07-31 |
2010-05-25 |
Google Inc. |
System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
|
US20080025136A1
(en)
*
|
2006-07-31 |
2008-01-31 |
Metaram, Inc. |
System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation
|
US7493439B2
(en)
|
2006-08-01 |
2009-02-17 |
International Business Machines Corporation |
Systems and methods for providing performance monitoring in a memory system
|
US7669086B2
(en)
|
2006-08-02 |
2010-02-23 |
International Business Machines Corporation |
Systems and methods for providing collision detection in a memory system
|
US7581073B2
(en)
|
2006-08-09 |
2009-08-25 |
International Business Machines Corporation |
Systems and methods for providing distributed autonomous power management in a memory system
|
US7587559B2
(en)
*
|
2006-08-10 |
2009-09-08 |
International Business Machines Corporation |
Systems and methods for memory module power management
|
US7490217B2
(en)
|
2006-08-15 |
2009-02-10 |
International Business Machines Corporation |
Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables
|
US7539842B2
(en)
|
2006-08-15 |
2009-05-26 |
International Business Machines Corporation |
Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
|
US20080059748A1
(en)
*
|
2006-08-31 |
2008-03-06 |
Nokia Corporation |
Method, mobile device, system and software for a write method with burst stop and data masks
|
US8098784B2
(en)
*
|
2006-09-05 |
2012-01-17 |
International Business Machines Corporation |
Systems, methods and computer program products for high speed data transfer using a plurality of external clock signals
|
US7613265B2
(en)
*
|
2006-09-05 |
2009-11-03 |
International Business Machines Corporation |
Systems, methods and computer program products for high speed data transfer using an external clock signal
|
US7757064B2
(en)
*
|
2006-09-07 |
2010-07-13 |
Infineon Technologies Ag |
Method and apparatus for sending data from a memory
|
JP4328790B2
(ja)
*
|
2006-09-13 |
2009-09-09 |
Okiセミコンダクタ株式会社 |
半導体集積回路
|
US7483334B2
(en)
|
2006-09-26 |
2009-01-27 |
Micron Technology, Inc. |
Interleaved input signal path for multiplexed input
|
JP4823009B2
(ja)
*
|
2006-09-29 |
2011-11-24 |
株式会社東芝 |
メモリカード及びホスト機器
|
US7870459B2
(en)
|
2006-10-23 |
2011-01-11 |
International Business Machines Corporation |
High density high reliability memory module with power gating and a fault tolerant address and command bus
|
US7477522B2
(en)
*
|
2006-10-23 |
2009-01-13 |
International Business Machines Corporation |
High density high reliability memory module with a fault tolerant address and command bus
|
US7546397B2
(en)
*
|
2006-10-24 |
2009-06-09 |
Intersil Americas Inc. |
Systems and methods for allowing multiple devices to share the same serial lines
|
US7715251B2
(en)
*
|
2006-10-25 |
2010-05-11 |
Hewlett-Packard Development Company, L.P. |
Memory access strobe configuration system and process
|
US7853727B2
(en)
*
|
2006-12-06 |
2010-12-14 |
Mosaid Technologies Incorporated |
Apparatus and method for producing identifiers regardless of mixed device type in a serial interconnection
|
US8271758B2
(en)
|
2006-12-06 |
2012-09-18 |
Mosaid Technologies Incorporated |
Apparatus and method for producing IDS for interconnected devices of mixed type
|
US8331361B2
(en)
|
2006-12-06 |
2012-12-11 |
Mosaid Technologies Incorporated |
Apparatus and method for producing device identifiers for serially interconnected devices of mixed type
|
WO2008067658A1
(en)
*
|
2006-12-06 |
2008-06-12 |
Mosaid Technologies Incorporated |
System and method of operating memory devices of mixed type
|
US8010709B2
(en)
*
|
2006-12-06 |
2011-08-30 |
Mosaid Technologies Incorporated |
Apparatus and method for producing device identifiers for serially interconnected devices of mixed type
|
US8433874B2
(en)
*
|
2006-12-06 |
2013-04-30 |
Mosaid Technologies Incorporated |
Address assignment and type recognition of serially interconnected memory devices of mixed type
|
US7925854B2
(en)
*
|
2006-12-06 |
2011-04-12 |
Mosaid Technologies Incorporated |
System and method of operating memory devices of mixed type
|
US20080137470A1
(en)
*
|
2006-12-07 |
2008-06-12 |
Josef Schnell |
Memory with data clock receiver and command/address clock receiver
|
US7990724B2
(en)
|
2006-12-19 |
2011-08-02 |
Juhasz Paul R |
Mobile motherboard
|
US7721140B2
(en)
|
2007-01-02 |
2010-05-18 |
International Business Machines Corporation |
Systems and methods for improving serviceability of a memory system
|
US7606988B2
(en)
|
2007-01-29 |
2009-10-20 |
International Business Machines Corporation |
Systems and methods for providing a dynamic memory bank page policy
|
US7603526B2
(en)
*
|
2007-01-29 |
2009-10-13 |
International Business Machines Corporation |
Systems and methods for providing dynamic memory pre-fetch
|
US7609562B2
(en)
*
|
2007-01-31 |
2009-10-27 |
Intel Corporation |
Configurable device ID in non-volatile memory
|
US8010710B2
(en)
|
2007-02-13 |
2011-08-30 |
Mosaid Technologies Incorporated |
Apparatus and method for identifying device type of serially interconnected devices
|
US7639557B1
(en)
|
2007-03-05 |
2009-12-29 |
Altera Corporation |
Configurable random-access-memory circuitry
|
US7778074B2
(en)
*
|
2007-03-23 |
2010-08-17 |
Sigmatel, Inc. |
System and method to control one time programmable memory
|
EP3200189B1
(en)
|
2007-04-12 |
2021-06-02 |
Rambus Inc. |
Memory system with point-to-point request interconnect
|
CN101730918B
(zh)
|
2007-05-08 |
2013-03-27 |
斯卡尼梅特里科斯有限公司 |
超高速信号传送/接收
|
EP2410436A1
(en)
*
|
2007-06-12 |
2012-01-25 |
Rambus Inc. |
In-dram cycle-based levelization
|
US20080320192A1
(en)
*
|
2007-06-19 |
2008-12-25 |
Sundaram Chinthamani |
Front side bus performance using an early defer-reply mechanism
|
JP4890369B2
(ja)
*
|
2007-07-10 |
2012-03-07 |
エルピーダメモリ株式会社 |
デューティ検知回路及びこれを用いたdll回路、半導体記憶装置、並びに、データ処理システム
|
US8209479B2
(en)
|
2007-07-18 |
2012-06-26 |
Google Inc. |
Memory circuit system and method
|
CN101803267B
(zh)
*
|
2007-07-20 |
2013-03-13 |
蓝色多瑙河实验室公司 |
利用相位同步本地载波产生多点信号的方法和系统
|
US8068357B2
(en)
*
|
2007-09-05 |
2011-11-29 |
Rambus Inc. |
Memory controller with multi-modal reference pad
|
US8080874B1
(en)
|
2007-09-14 |
2011-12-20 |
Google Inc. |
Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
|
US7602631B2
(en)
*
|
2007-09-18 |
2009-10-13 |
International Business Machines Corporation |
Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
|
US7602632B2
(en)
*
|
2007-09-18 |
2009-10-13 |
International Business Machines Corporation |
Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
|
US7567473B2
(en)
|
2007-09-18 |
2009-07-28 |
International Business Machines Corporation |
Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
|
US7764533B2
(en)
*
|
2007-09-18 |
2010-07-27 |
International Business Machines Corporation |
Multi-level memory cell utilizing measurement time delay as the characteristic parameter for level definition
|
US8898368B2
(en)
*
|
2007-11-07 |
2014-11-25 |
Inphi Corporation |
Redriven/retimed registered dual inline memory module
|
US8332932B2
(en)
*
|
2007-12-07 |
2012-12-11 |
Scout Analytics, Inc. |
Keystroke dynamics authentication techniques
|
US7523379B1
(en)
*
|
2008-03-31 |
2009-04-21 |
International Business Machines Corporation |
Method for time-delayed data protection
|
TWI373714B
(en)
*
|
2008-04-02 |
2012-10-01 |
Novatek Microelectronics Corp |
Electronic device for contention detection of bidirectional bus and related method
|
US8516185B2
(en)
|
2009-07-16 |
2013-08-20 |
Netlist, Inc. |
System and method utilizing distributed byte-wise buffers on a memory module
|
US8154901B1
(en)
|
2008-04-14 |
2012-04-10 |
Netlist, Inc. |
Circuit providing load isolation and noise reduction
|
WO2010064292A1
(ja)
*
|
2008-12-01 |
2010-06-10 |
パイオニア株式会社 |
データ処理装置、そのシステム、その方法、そのプログラム、および、そのプログラムを記録した記録媒体
|
US8122159B2
(en)
|
2009-01-16 |
2012-02-21 |
Allegro Microsystems, Inc. |
Determining addresses of electrical components arranged in a daisy chain
|
US9105323B2
(en)
*
|
2009-01-23 |
2015-08-11 |
Micron Technology, Inc. |
Memory device power managers and methods
|
US8264903B1
(en)
|
2009-05-05 |
2012-09-11 |
Netlist, Inc. |
Systems and methods for refreshing a memory module
|
KR101003150B1
(ko)
*
|
2009-05-14 |
2010-12-21 |
주식회사 하이닉스반도체 |
어드레스 시프트 회로 및 방법
|
JP2010271841A
(ja)
*
|
2009-05-20 |
2010-12-02 |
Mitsubishi Electric Corp |
クロック信号同期回路
|
US9767342B2
(en)
|
2009-05-22 |
2017-09-19 |
Affymetrix, Inc. |
Methods and devices for reading microarrays
|
JP5449032B2
(ja)
|
2009-05-28 |
2014-03-19 |
パナソニック株式会社 |
メモリシステム
|
US8046628B2
(en)
*
|
2009-06-05 |
2011-10-25 |
Micron Technology, Inc. |
Failure recovery memory devices and methods
|
DE202010017690U1
(de)
|
2009-06-09 |
2012-05-29 |
Google, Inc. |
Programmierung von Dimm-Abschlusswiderstandswerten
|
US9128632B2
(en)
|
2009-07-16 |
2015-09-08 |
Netlist, Inc. |
Memory module with distributed data buffers and method of operation
|
US20110019760A1
(en)
*
|
2009-07-21 |
2011-01-27 |
Rambus Inc. |
Methods and Systems for Reducing Supply and Termination Noise
|
US8461782B2
(en)
*
|
2009-08-27 |
2013-06-11 |
Allegro Microsystems, Llc |
Linear or rotational motor driver identification
|
US8130016B2
(en)
*
|
2009-08-27 |
2012-03-06 |
Altera Corporation |
Techniques for providing reduced duty cycle distortion
|
US7893739B1
(en)
*
|
2009-08-27 |
2011-02-22 |
Altera Corporation |
Techniques for providing multiple delay paths in a delay circuit
|
US20110161428A1
(en)
*
|
2009-12-28 |
2011-06-30 |
Ezpnp Technologies Corp. |
Two-way data and resources sharing method
|
EP2341445B1
(en)
*
|
2009-12-30 |
2017-09-06 |
Intel Deutschland GmbH |
Method for high speed data transfer
|
US8938589B2
(en)
|
2010-01-28 |
2015-01-20 |
Hewlett-Packard Development Company, L. P. |
Interface methods and apparatus for memory devices using arbitration
|
WO2011094437A2
(en)
|
2010-01-28 |
2011-08-04 |
Hewlett-Packard Development Company, L.P. |
Memory access methods and apparatus
|
US8335879B2
(en)
*
|
2010-04-29 |
2012-12-18 |
Hewlett-Packard Development Company, L.P. |
Node differentiation in multi-node electronic systems
|
US8495327B2
(en)
|
2010-06-04 |
2013-07-23 |
Nvidia Corporation |
Memory device synchronization
|
US8625320B1
(en)
|
2010-08-31 |
2014-01-07 |
Netlogic Microsystems, Inc. |
Quaternary content addressable memory cell having one transistor pull-down stack
|
US8462532B1
(en)
|
2010-08-31 |
2013-06-11 |
Netlogic Microsystems, Inc. |
Fast quaternary content addressable memory cell
|
US8553441B1
(en)
|
2010-08-31 |
2013-10-08 |
Netlogic Microsystems, Inc. |
Ternary content addressable memory cell having two transistor pull-down stack
|
US8582338B1
(en)
|
2010-08-31 |
2013-11-12 |
Netlogic Microsystems, Inc. |
Ternary content addressable memory cell having single transistor pull-down stack
|
US8848438B2
(en)
*
|
2010-10-05 |
2014-09-30 |
Stec, Inc. |
Asymmetric log-likelihood ratio for MLC flash channel
|
KR101796116B1
(ko)
|
2010-10-20 |
2017-11-10 |
삼성전자 주식회사 |
반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
|
WO2012061633A2
(en)
*
|
2010-11-03 |
2012-05-10 |
Netlist, Inc. |
Method and apparatus for optimizing driver load in a memory package
|
US8773880B2
(en)
|
2011-06-23 |
2014-07-08 |
Netlogic Microsystems, Inc. |
Content addressable memory array having virtual ground nodes
|
US8837188B1
(en)
|
2011-06-23 |
2014-09-16 |
Netlogic Microsystems, Inc. |
Content addressable memory row having virtual ground and charge sharing
|
US9268719B2
(en)
|
2011-08-05 |
2016-02-23 |
Rambus Inc. |
Memory signal buffers and modules supporting variable access granularity
|
US9146867B2
(en)
|
2011-10-31 |
2015-09-29 |
Hewlett-Packard Development Company, L.P. |
Methods and apparatus to access memory using runtime characteristics
|
US9712453B1
(en)
*
|
2012-03-26 |
2017-07-18 |
Amazon Technologies, Inc. |
Adaptive throttling for shared resources
|
JP2013222364A
(ja)
|
2012-04-18 |
2013-10-28 |
Renesas Electronics Corp |
信号処理回路
|
US9129071B2
(en)
*
|
2012-10-24 |
2015-09-08 |
Texas Instruments Incorporated |
Coherence controller slot architecture allowing zero latency write commit
|
US9582451B2
(en)
*
|
2013-02-01 |
2017-02-28 |
Infineon Technologies Ag |
Receiver architecture
|
US8723329B1
(en)
*
|
2013-03-15 |
2014-05-13 |
Invensas Corporation |
In-package fly-by signaling
|
KR20160038034A
(ko)
|
2013-07-27 |
2016-04-06 |
넷리스트 인코포레이티드 |
로컬 동기화를 갖는 메모리 모듈
|
WO2015048081A1
(en)
|
2013-09-24 |
2015-04-02 |
Andre Lieber |
Desmoglein 2 (dsg2) binding proteins and uses therefor
|
KR101816944B1
(ko)
*
|
2013-10-02 |
2018-01-09 |
엘에스산전 주식회사 |
UART Ring 통신의 ID 자동 설정방법
|
US9172565B2
(en)
|
2014-02-18 |
2015-10-27 |
Allegro Microsystems, Llc |
Signaling between master and slave components using a shared communication node of the master component
|
US9787495B2
(en)
|
2014-02-18 |
2017-10-10 |
Allegro Microsystems, Llc |
Signaling between master and slave components using a shared communication node of the master component
|
US10289181B2
(en)
*
|
2014-04-29 |
2019-05-14 |
Hewlett Packard Enterprise Development Lp |
Switches coupling volatile memory devices to a power source
|
KR102204391B1
(ko)
|
2014-08-18 |
2021-01-18 |
삼성전자주식회사 |
공유 가능한 ecc 셀 어레이를 갖는 메모리 장치
|
GB201603589D0
(en)
*
|
2016-03-01 |
2016-04-13 |
Surecore Ltd |
Memory unit
|
CA3031328C
(en)
|
2016-07-27 |
2023-04-25 |
Hubbell Incorporated |
Systems, apparatuses and methods for dual line inbound detection on a data communication bus
|
US10402110B2
(en)
|
2016-08-04 |
2019-09-03 |
Rambus Inc. |
Adjustable access energy and access latency memory system and devices
|
US10679722B2
(en)
|
2016-08-26 |
2020-06-09 |
Sandisk Technologies Llc |
Storage system with several integrated components and method for use therewith
|
US9721675B1
(en)
*
|
2016-11-09 |
2017-08-01 |
Winbond Electronics Corporation |
Memory device having input circuit and operating method of same
|
FR3061383B1
(fr)
|
2016-12-26 |
2019-05-24 |
Stmicroelectronics (Grenoble 2) Sas |
Synchronisation d'un reseau de capteurs
|
US10057523B1
(en)
|
2017-02-13 |
2018-08-21 |
Alexander Krymski |
Image sensors and methods with multiple phase-locked loops and serializers
|
US10090026B2
(en)
|
2017-02-28 |
2018-10-02 |
Micron Technology, Inc. |
Apparatuses and methods for providing internal memory commands and control signals in semiconductor memories
|
US10210918B2
(en)
|
2017-02-28 |
2019-02-19 |
Micron Technology, Inc. |
Apparatuses and methods for determining a phase relationship between an input clock signal and a multiphase clock signal
|
KR20180106017A
(ko)
*
|
2017-03-17 |
2018-10-01 |
에스케이하이닉스 주식회사 |
메모리 시스템 및 메모리 시스템의 동작 방법
|
US10269397B2
(en)
|
2017-08-31 |
2019-04-23 |
Micron Technology, Inc. |
Apparatuses and methods for providing active and inactive clock signals
|
US10170166B1
(en)
*
|
2017-09-08 |
2019-01-01 |
Winbond Electronics Corp. |
Data transmission apparatus for memory and data transmission method thereof
|
KR20190030923A
(ko)
*
|
2017-09-15 |
2019-03-25 |
에스케이하이닉스 주식회사 |
에러 정정 회로, 그것의 동작 방법 및 그것을 포함하는 데이터 저장 장치
|
US10747708B2
(en)
|
2018-03-08 |
2020-08-18 |
Allegro Microsystems, Llc |
Communication system between electronic devices
|
US10747470B2
(en)
*
|
2018-05-10 |
2020-08-18 |
Micron Technology, Inc. |
Semiconductor device with pseudo flow through scheme for power savings
|
TWI666638B
(zh)
*
|
2018-08-21 |
2019-07-21 |
華邦電子股份有限公司 |
記憶體電路及其資料位元狀態偵測器
|
US10861564B2
(en)
|
2018-10-17 |
2020-12-08 |
Winbond Electronics Corp. |
Memory circuit and data bit status detector thereof
|
JP6894459B2
(ja)
|
2019-02-25 |
2021-06-30 |
華邦電子股▲ふん▼有限公司Winbond Electronics Corp. |
疑似スタティックランダムアクセスメモリとその動作方法
|
JP6748760B1
(ja)
|
2019-05-13 |
2020-09-02 |
ウィンボンド エレクトロニクス コーポレーション |
半導体記憶装置
|
US10714163B2
(en)
|
2019-05-13 |
2020-07-14 |
Intel Corporation |
Methods for mitigating transistor aging to improve timing margins for memory interface signals
|
DE102019125493A1
(de)
*
|
2019-09-23 |
2021-03-25 |
Infineon Technologies Ag |
Slaveeinrichtung, Bussystem und Verfahren
|
US11442494B2
(en)
|
2020-06-08 |
2022-09-13 |
Analog Devices, Inc. |
Apparatus and methods for controlling a clock signal
|
US12056394B2
(en)
|
2020-08-13 |
2024-08-06 |
Cadence Design Systems, Inc. |
Memory interface training
|
KR20220086785A
(ko)
*
|
2020-12-16 |
2022-06-24 |
삼성전자주식회사 |
트랜잭션 가속기의 동작 방법. 트랜잭션 가속기를 포함하는 컴퓨팅 장치의 동작 방법, 그리고 트랜잭션 가속기를 포함하는 컴퓨팅 장치
|
US11768060B2
(en)
*
|
2021-02-18 |
2023-09-26 |
Kirsch Llc |
Arrow or bolt having an advanced crossbow pin and pin nock
|
CN113377438B
(zh)
*
|
2021-08-13 |
2021-11-30 |
沐曦集成电路(上海)有限公司 |
一种处理器及其数据读写方法
|