GB9007791D0
(en)
*
|
1990-04-06 |
1990-06-06 |
Foss Richard C |
High voltage boosted wordline supply charge pump and regulator for dram
|
USRE40552E1
(en)
|
1990-04-06 |
2008-10-28 |
Mosaid Technologies, Inc. |
Dynamic random access memory using imperfect isolating transistors
|
GB9007790D0
(en)
|
1990-04-06 |
1990-06-06 |
Lines Valerie L |
Dynamic memory wordline driver scheme
|
US5498990A
(en)
*
|
1991-11-05 |
1996-03-12 |
Monolithic System Technology, Inc. |
Reduced CMOS-swing clamping circuit for bus lines
|
US5574876A
(en)
|
1992-09-18 |
1996-11-12 |
Hitachi, Ltd. |
Processor system using synchronous dynamic memory
|
US5754764A
(en)
*
|
1994-02-22 |
1998-05-19 |
National Semiconductor Corp. |
Combination of input output circuitry and local area network systems
|
GB9411602D0
(en)
*
|
1994-06-09 |
1994-08-03 |
Inmos Ltd |
Pulse generation
|
EP0687986A3
(de)
*
|
1994-06-17 |
1996-02-14 |
Ibm |
Verfahren und Anordnung zur digitalen Datenübertragung in massiv-parallelen Systemen
|
US5655113A
(en)
*
|
1994-07-05 |
1997-08-05 |
Monolithic System Technology, Inc. |
Resynchronization circuit for a memory system and method of operating same
|
US5796673A
(en)
|
1994-10-06 |
1998-08-18 |
Mosaid Technologies Incorporated |
Delay locked loop implementation in a synchronous dynamic random access memory
|
JPH08278916A
(ja)
*
|
1994-11-30 |
1996-10-22 |
Hitachi Ltd |
マルチチャネルメモリシステム、転送情報同期化方法及び信号転送回路
|
US5550875A
(en)
*
|
1994-12-29 |
1996-08-27 |
Unisys Corporation |
Apparatus and method for residual error clock skew bound, and clocking therewith
|
US5822381A
(en)
*
|
1995-05-05 |
1998-10-13 |
Silicon Graphics, Inc. |
Distributed global clock system
|
KR970002691A
(ko)
*
|
1995-06-07 |
1997-01-28 |
|
고속 시스템에 있어서, 클럭 스큐를 최소화하고 리타임 마진을 극대화 하기 위한 장치
|
US5683391A
(en)
*
|
1995-06-07 |
1997-11-04 |
Danek Medical, Inc. |
Anterior spinal instrumentation and method for implantation and revision
|
US5652530A
(en)
*
|
1995-09-29 |
1997-07-29 |
Intel Corporation |
Method and apparatus for reducing clock-data skew by clock shifting
|
US6470405B2
(en)
*
|
1995-10-19 |
2002-10-22 |
Rambus Inc. |
Protocol for communication with dynamic memory
|
US5896055A
(en)
*
|
1995-11-30 |
1999-04-20 |
Matsushita Electronic Industrial Co., Ltd. |
Clock distribution circuit with clock branch circuits connected to outgoing and return lines and outputting synchronized clock signals by summing time integrals of clock signals on the outgoing and return lines
|
US5712882A
(en)
*
|
1996-01-03 |
1998-01-27 |
Credence Systems Corporation |
Signal distribution system
|
US5734685A
(en)
*
|
1996-01-03 |
1998-03-31 |
Credence Systems Corporation |
Clock signal deskewing system
|
JP2806863B2
(ja)
*
|
1996-02-27 |
1998-09-30 |
日本電気エンジニアリング株式会社 |
ビット同期回路
|
US5734617A
(en)
*
|
1996-08-01 |
1998-03-31 |
Micron Technology Corporation |
Shared pull-up and selection circuitry for programmable cells such as antifuse cells
|
US5872736A
(en)
*
|
1996-10-28 |
1999-02-16 |
Micron Technology, Inc. |
High speed input buffer
|
US5917758A
(en)
*
|
1996-11-04 |
1999-06-29 |
Micron Technology, Inc. |
Adjustable output driver circuit
|
JPH10143424A
(ja)
*
|
1996-11-13 |
1998-05-29 |
Mitsubishi Electric Corp |
メモリシステム
|
US5949254A
(en)
*
|
1996-11-26 |
1999-09-07 |
Micron Technology, Inc. |
Adjustable output driver circuit
|
US6115318A
(en)
*
|
1996-12-03 |
2000-09-05 |
Micron Technology, Inc. |
Clock vernier adjustment
|
US5923611A
(en)
*
|
1996-12-20 |
1999-07-13 |
Micron Technology, Inc. |
Memory having a plurality of external clock signal inputs
|
US5838177A
(en)
*
|
1997-01-06 |
1998-11-17 |
Micron Technology, Inc. |
Adjustable output driver circuit having parallel pull-up and pull-down elements
|
US6912680B1
(en)
|
1997-02-11 |
2005-06-28 |
Micron Technology, Inc. |
Memory system with dynamic timing correction
|
US6104209A
(en)
*
|
1998-08-27 |
2000-08-15 |
Micron Technology, Inc. |
Low skew differential receiver with disable feature
|
US5940608A
(en)
*
|
1997-02-11 |
1999-08-17 |
Micron Technology, Inc. |
Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
|
US5920518A
(en)
*
|
1997-02-11 |
1999-07-06 |
Micron Technology, Inc. |
Synchronous clock generator including delay-locked loop
|
US5953276A
(en)
*
|
1997-12-18 |
1999-09-14 |
Micron Technology, Inc. |
Fully-differential amplifier
|
US5987576A
(en)
*
|
1997-02-27 |
1999-11-16 |
Hewlett-Packard Company |
Method and apparatus for generating and distributing clock signals with minimal skew
|
US5946244A
(en)
|
1997-03-05 |
1999-08-31 |
Micron Technology, Inc. |
Delay-locked loop with binary-coupled capacitor
|
US6209072B1
(en)
*
|
1997-05-06 |
2001-03-27 |
Intel Corporation |
Source synchronous interface between master and slave using a deskew latch
|
US6266379B1
(en)
|
1997-06-20 |
2001-07-24 |
Massachusetts Institute Of Technology |
Digital transmitter with equalization
|
US6173432B1
(en)
|
1997-06-20 |
2001-01-09 |
Micron Technology, Inc. |
Method and apparatus for generating a sequence of clock signals
|
US5953284A
(en)
*
|
1997-07-09 |
1999-09-14 |
Micron Technology, Inc. |
Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
|
US6044121A
(en)
*
|
1997-07-22 |
2000-03-28 |
Cabletron Systems, Inc. |
Method and apparatus for recovery of time skewed data on a parallel bus
|
US6163459A
(en)
*
|
1997-07-25 |
2000-12-19 |
Matsushita Electric Industrial Co., Ltd. |
Semiconductor mounting system and semiconductor chip
|
US6011732A
(en)
*
|
1997-08-20 |
2000-01-04 |
Micron Technology, Inc. |
Synchronous clock generator including a compound delay-locked loop
|
US5926047A
(en)
|
1997-08-29 |
1999-07-20 |
Micron Technology, Inc. |
Synchronous clock generator including a delay-locked loop signal loss detector
|
US6101197A
(en)
*
|
1997-09-18 |
2000-08-08 |
Micron Technology, Inc. |
Method and apparatus for adjusting the timing of signals over fine and coarse ranges
|
US6067594A
(en)
*
|
1997-09-26 |
2000-05-23 |
Rambus, Inc. |
High frequency bus system
|
US5966417A
(en)
*
|
1997-10-02 |
1999-10-12 |
International Business Machines Corporation |
Cycle alignment circuit for multicycle time systems
|
ATE232317T1
(de)
|
1997-10-10 |
2003-02-15 |
Rambus Inc |
Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeit
|
US6330627B1
(en)
|
1998-01-20 |
2001-12-11 |
Kabushiki Kaisha Toshiba |
System for fast data transfer between memory modules and controller using two clock lines each having a go line portion and a return line portion
|
US6269451B1
(en)
|
1998-02-27 |
2001-07-31 |
Micron Technology, Inc. |
Method and apparatus for adjusting data timing by delaying clock signal
|
US6212482B1
(en)
|
1998-03-06 |
2001-04-03 |
Micron Technology, Inc. |
Circuit and method for specifying performance parameters in integrated circuits
|
US6154821A
(en)
*
|
1998-03-10 |
2000-11-28 |
Rambus Inc. |
Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
|
DE69936097T2
(de)
|
1998-03-16 |
2008-01-17 |
Jazio Inc., San Jose |
Hochgeschwindigkeitssignalisierung zur schnittstellenbildung von vlsi cmos-schaltungsanordnungen
|
US6160423A
(en)
*
|
1998-03-16 |
2000-12-12 |
Jazio, Inc. |
High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
|
US6327205B1
(en)
|
1998-03-16 |
2001-12-04 |
Jazio, Inc. |
Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
|
US6466072B1
(en)
|
1998-03-30 |
2002-10-15 |
Cypress Semiconductor Corp. |
Integrated circuitry for display generation
|
US6016282A
(en)
*
|
1998-05-28 |
2000-01-18 |
Micron Technology, Inc. |
Clock vernier adjustment
|
US6453377B1
(en)
|
1998-06-16 |
2002-09-17 |
Micron Technology, Inc. |
Computer including optical interconnect, memory unit, and method of assembling a computer
|
US6480498B1
(en)
*
|
1998-07-01 |
2002-11-12 |
National Semiconductor Corporation |
High speed network switch bus clock
|
US6338127B1
(en)
|
1998-08-28 |
2002-01-08 |
Micron Technology, Inc. |
Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same
|
US6586835B1
(en)
|
1998-08-31 |
2003-07-01 |
Micron Technology, Inc. |
Compact system module with built-in thermoelectric cooling
|
US6219237B1
(en)
|
1998-08-31 |
2001-04-17 |
Micron Technology, Inc. |
Structure and method for an electronic assembly
|
US6424034B1
(en)
|
1998-08-31 |
2002-07-23 |
Micron Technology, Inc. |
High performance packaging for microprocessors and DRAM chips which minimizes timing skews
|
US6392296B1
(en)
|
1998-08-31 |
2002-05-21 |
Micron Technology, Inc. |
Silicon interposer with optical connections
|
US6281042B1
(en)
|
1998-08-31 |
2001-08-28 |
Micron Technology, Inc. |
Structure and method for a high performance electronic packaging assembly
|
US6279090B1
(en)
|
1998-09-03 |
2001-08-21 |
Micron Technology, Inc. |
Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
|
US6349399B1
(en)
|
1998-09-03 |
2002-02-19 |
Micron Technology, Inc. |
Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
|
US6029250A
(en)
*
|
1998-09-09 |
2000-02-22 |
Micron Technology, Inc. |
Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
|
US6430696B1
(en)
|
1998-11-30 |
2002-08-06 |
Micron Technology, Inc. |
Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
|
US6374360B1
(en)
|
1998-12-11 |
2002-04-16 |
Micron Technology, Inc. |
Method and apparatus for bit-to-bit timing correction of a high speed memory bus
|
KR100284741B1
(ko)
*
|
1998-12-18 |
2001-03-15 |
윤종용 |
로컬클럭 신호 발생회로 및 방법, 내부클럭신호 발생회로 및방법,이를 이용한 반도체 메모리 장치
|
US6255852B1
(en)
|
1999-02-09 |
2001-07-03 |
Micron Technology, Inc. |
Current mode signal interconnects and CMOS amplifier
|
US6470060B1
(en)
|
1999-03-01 |
2002-10-22 |
Micron Technology, Inc. |
Method and apparatus for generating a phase dependent control signal
|
US6334163B1
(en)
*
|
1999-03-05 |
2001-12-25 |
International Business Machines Corp. |
Elastic interface apparatus and method therefor
|
US6426984B1
(en)
|
1999-05-07 |
2002-07-30 |
Rambus Incorporated |
Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles
|
US6839393B1
(en)
*
|
1999-07-14 |
2005-01-04 |
Rambus Inc. |
Apparatus and method for controlling a master/slave system via master device synchronization
|
US7554829B2
(en)
|
1999-07-30 |
2009-06-30 |
Micron Technology, Inc. |
Transmission lines for CMOS integrated circuits
|
US6529571B1
(en)
*
|
1999-09-28 |
2003-03-04 |
National Semiconductor Corporation |
Method and apparatus for equalizing propagation delay
|
US6643787B1
(en)
|
1999-10-19 |
2003-11-04 |
Rambus Inc. |
Bus system optimization
|
US6646953B1
(en)
*
|
2000-07-06 |
2003-11-11 |
Rambus Inc. |
Single-clock, strobeless signaling system
|
US6661859B1
(en)
*
|
1999-11-29 |
2003-12-09 |
International Business Machines Corporation |
Synchronizer for a source synchronized clock bus with multiple agents
|
US6647506B1
(en)
|
1999-11-30 |
2003-11-11 |
Integrated Memory Logic, Inc. |
Universal synchronization clock signal derived using single forward and reverse direction clock signals even when phase delay between both signals is greater than one cycle
|
US6799280B1
(en)
*
|
2000-01-04 |
2004-09-28 |
Advanced Micro Devices, Inc. |
System and method for synchronizing data transfer from one domain to another by selecting output data from either a first or second storage device
|
US7363422B2
(en)
*
|
2000-01-05 |
2008-04-22 |
Rambus Inc. |
Configurable width buffered module
|
US7017002B2
(en)
*
|
2000-01-05 |
2006-03-21 |
Rambus, Inc. |
System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
|
US6987823B1
(en)
*
|
2000-02-07 |
2006-01-17 |
Rambus Inc. |
System and method for aligning internal transmit and receive clocks
|
US6384637B1
(en)
|
2000-06-06 |
2002-05-07 |
Rambus |
Differential amplifier with selectable hysteresis and buffered filter
|
US6791555B1
(en)
*
|
2000-06-23 |
2004-09-14 |
Micron Technology, Inc. |
Apparatus and method for distributed memory control in a graphics processing system
|
US6968024B1
(en)
*
|
2000-08-01 |
2005-11-22 |
Rambus Inc. |
Apparatus and method for operating a master-slave system with a clock signal and a separate phase signal
|
US6469555B1
(en)
*
|
2000-08-18 |
2002-10-22 |
Rambus, Inc |
Apparatus and method for generating multiple clock signals from a single loop circuit
|
US6898726B1
(en)
|
2000-11-15 |
2005-05-24 |
Micron Technology, Inc. |
Memory system that sets a predetermined phase relationship between read and write clock signals at a bus midpoint for a plurality of spaced device locations
|
DE10059758A1
(de)
*
|
2000-11-30 |
2002-06-20 |
Bosch Gmbh Robert |
Verfahren zum Empfangen von Daten
|
US6832325B2
(en)
*
|
2000-12-29 |
2004-12-14 |
Intel Corporation |
Device on a source synchronous bus sending data in quadrature phase relationship and receiving data in phase with the bus clock signal
|
US7313715B2
(en)
*
|
2001-02-09 |
2007-12-25 |
Samsung Electronics Co., Ltd. |
Memory system having stub bus configuration
|
US7123660B2
(en)
*
|
2001-02-27 |
2006-10-17 |
Jazio, Inc. |
Method and system for deskewing parallel bus channels to increase data transfer rates
|
US6801989B2
(en)
|
2001-06-28 |
2004-10-05 |
Micron Technology, Inc. |
Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
|
US6877054B2
(en)
*
|
2001-07-16 |
2005-04-05 |
Rambus Inc. |
Method and apparatus for position dependent data scheduling
|
US7941056B2
(en)
*
|
2001-08-30 |
2011-05-10 |
Micron Technology, Inc. |
Optical interconnect in high-speed memory systems
|
DE10148878B4
(de)
*
|
2001-10-04 |
2006-03-02 |
Siemens Ag |
System und Verfahren zum Übertragen digitaler Daten
|
US20030101312A1
(en)
*
|
2001-11-26 |
2003-05-29 |
Doan Trung T. |
Machine state storage apparatus and method
|
US7101770B2
(en)
*
|
2002-01-30 |
2006-09-05 |
Micron Technology, Inc. |
Capacitive techniques to reduce noise in high speed interconnections
|
US7235457B2
(en)
*
|
2002-03-13 |
2007-06-26 |
Micron Technology, Inc. |
High permeability layered films to reduce noise in high speed interconnects
|
US7359468B2
(en)
*
|
2002-05-17 |
2008-04-15 |
Broadcom Corporation |
Apparatus for synchronizing clock and data between two domains having unknown but coherent phase
|
US7133972B2
(en)
*
|
2002-06-07 |
2006-11-07 |
Micron Technology, Inc. |
Memory hub with internal cache and/or memory access prediction
|
US7200024B2
(en)
|
2002-08-02 |
2007-04-03 |
Micron Technology, Inc. |
System and method for optically interconnecting memory devices
|
US7117316B2
(en)
*
|
2002-08-05 |
2006-10-03 |
Micron Technology, Inc. |
Memory hub and access method having internal row caching
|
US7254331B2
(en)
|
2002-08-09 |
2007-08-07 |
Micron Technology, Inc. |
System and method for multiple bit optical data transmission in memory systems
|
US7149874B2
(en)
*
|
2002-08-16 |
2006-12-12 |
Micron Technology, Inc. |
Memory hub bypass circuit and method
|
US6820181B2
(en)
*
|
2002-08-29 |
2004-11-16 |
Micron Technology, Inc. |
Method and system for controlling memory accesses to memory modules having a memory hub architecture
|
US7836252B2
(en)
|
2002-08-29 |
2010-11-16 |
Micron Technology, Inc. |
System and method for optimizing interconnections of memory devices in a multichip module
|
US7102907B2
(en)
|
2002-09-09 |
2006-09-05 |
Micron Technology, Inc. |
Wavelength division multiplexed memory module, memory system and method
|
JP2004127147A
(ja)
|
2002-10-07 |
2004-04-22 |
Hitachi Ltd |
デスキュー回路およびそれを用いたディスクアレイ制御装置
|
US7231009B2
(en)
*
|
2003-02-19 |
2007-06-12 |
Silicon Image, Inc. |
Data synchronization across an asynchronous boundary using, for example, multi-phase clocks
|
US7313210B2
(en)
*
|
2003-02-28 |
2007-12-25 |
Hewlett-Packard Development Company, L.P. |
System and method for establishing a known timing relationship between two clock signals
|
US7245145B2
(en)
|
2003-06-11 |
2007-07-17 |
Micron Technology, Inc. |
Memory module and method having improved signal routing topology
|
US7168027B2
(en)
|
2003-06-12 |
2007-01-23 |
Micron Technology, Inc. |
Dynamic synchronization of data capture on an optical or other high speed communications link
|
US7120727B2
(en)
*
|
2003-06-19 |
2006-10-10 |
Micron Technology, Inc. |
Reconfigurable memory module and method
|
US7428644B2
(en)
|
2003-06-20 |
2008-09-23 |
Micron Technology, Inc. |
System and method for selective memory module power management
|
US7260685B2
(en)
|
2003-06-20 |
2007-08-21 |
Micron Technology, Inc. |
Memory hub and access method having internal prefetch buffers
|
US7107415B2
(en)
*
|
2003-06-20 |
2006-09-12 |
Micron Technology, Inc. |
Posted write buffers and methods of posting write requests in memory modules
|
DE10330593B4
(de)
*
|
2003-07-07 |
2010-11-04 |
Qimonda Ag |
Integrierter Taktversorgungsbaustein für ein Speichermodul, Speichermodul, welches den integrierten Taktversorgungsbaustein umfasst, sowie Verfahren zum Betreiben des Speichermoduls unter Testbedingungen
|
US7389364B2
(en)
|
2003-07-22 |
2008-06-17 |
Micron Technology, Inc. |
Apparatus and method for direct memory access in a hub-based memory system
|
US7210059B2
(en)
|
2003-08-19 |
2007-04-24 |
Micron Technology, Inc. |
System and method for on-board diagnostics of memory modules
|
US7133991B2
(en)
|
2003-08-20 |
2006-11-07 |
Micron Technology, Inc. |
Method and system for capturing and bypassing memory transactions in a hub-based memory system
|
US20050050237A1
(en)
*
|
2003-08-28 |
2005-03-03 |
Jeddeloh Joseph M. |
Memory module and method having on-board data search capabilities and processor-based system using such memory modules
|
US7136958B2
(en)
*
|
2003-08-28 |
2006-11-14 |
Micron Technology, Inc. |
Multiple processor system and method including multiple memory hub modules
|
US7310752B2
(en)
|
2003-09-12 |
2007-12-18 |
Micron Technology, Inc. |
System and method for on-board timing margin testing of memory modules
|
US7194593B2
(en)
|
2003-09-18 |
2007-03-20 |
Micron Technology, Inc. |
Memory hub with integrated non-volatile memory
|
US7120743B2
(en)
*
|
2003-10-20 |
2006-10-10 |
Micron Technology, Inc. |
Arbitration system and method for memory responses in a hub-based memory system
|
JP4141373B2
(ja)
*
|
2003-11-05 |
2008-08-27 |
株式会社日立製作所 |
通信システム、リアルタイム制御装置及び情報処理システム
|
JP2005150154A
(ja)
|
2003-11-11 |
2005-06-09 |
Sharp Corp |
半導体モジュールとその実装方法
|
US7330992B2
(en)
|
2003-12-29 |
2008-02-12 |
Micron Technology, Inc. |
System and method for read synchronization of memory modules
|
US7188219B2
(en)
*
|
2004-01-30 |
2007-03-06 |
Micron Technology, Inc. |
Buffer control system and method for a memory system having outstanding read and write request buffers
|
US7788451B2
(en)
|
2004-02-05 |
2010-08-31 |
Micron Technology, Inc. |
Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
|
US7412574B2
(en)
|
2004-02-05 |
2008-08-12 |
Micron Technology, Inc. |
System and method for arbitration of memory responses in a hub-based memory system
|
US7181584B2
(en)
*
|
2004-02-05 |
2007-02-20 |
Micron Technology, Inc. |
Dynamic command and/or address mirroring system and method for memory modules
|
US7366864B2
(en)
|
2004-03-08 |
2008-04-29 |
Micron Technology, Inc. |
Memory hub architecture having programmable lane widths
|
US7257683B2
(en)
|
2004-03-24 |
2007-08-14 |
Micron Technology, Inc. |
Memory arbitration system and method having an arbitration packet protocol
|
US7120723B2
(en)
|
2004-03-25 |
2006-10-10 |
Micron Technology, Inc. |
System and method for memory hub-based expansion bus
|
US7447240B2
(en)
|
2004-03-29 |
2008-11-04 |
Micron Technology, Inc. |
Method and system for synchronizing communications links in a hub-based memory system
|
US7213082B2
(en)
|
2004-03-29 |
2007-05-01 |
Micron Technology, Inc. |
Memory hub and method for providing memory sequencing hints
|
US6980042B2
(en)
|
2004-04-05 |
2005-12-27 |
Micron Technology, Inc. |
Delay line synchronizer apparatus and method
|
US7590797B2
(en)
|
2004-04-08 |
2009-09-15 |
Micron Technology, Inc. |
System and method for optimizing interconnections of components in a multichip memory module
|
US7162567B2
(en)
|
2004-05-14 |
2007-01-09 |
Micron Technology, Inc. |
Memory hub and method for memory sequencing
|
US7222213B2
(en)
*
|
2004-05-17 |
2007-05-22 |
Micron Technology, Inc. |
System and method for communicating the synchronization status of memory modules during initialization of the memory modules
|
US7363419B2
(en)
|
2004-05-28 |
2008-04-22 |
Micron Technology, Inc. |
Method and system for terminating write commands in a hub-based memory system
|
US7310748B2
(en)
|
2004-06-04 |
2007-12-18 |
Micron Technology, Inc. |
Memory hub tester interface and method for use thereof
|
US7519788B2
(en)
|
2004-06-04 |
2009-04-14 |
Micron Technology, Inc. |
System and method for an asynchronous data buffer having buffer write and read pointers
|
US7392331B2
(en)
|
2004-08-31 |
2008-06-24 |
Micron Technology, Inc. |
System and method for transmitting data packets in a computer system having a memory hub architecture
|
US7324403B2
(en)
*
|
2004-09-24 |
2008-01-29 |
Intel Corporation |
Latency normalization by balancing early and late clocks
|
US20060168407A1
(en)
*
|
2005-01-26 |
2006-07-27 |
Micron Technology, Inc. |
Memory hub system and method having large virtual page size
|
US7512201B2
(en)
*
|
2005-06-14 |
2009-03-31 |
International Business Machines Corporation |
Multi-channel synchronization architecture
|
US7509515B2
(en)
*
|
2005-09-19 |
2009-03-24 |
Ati Technologies, Inc. |
Method and system for communicated client phase information during an idle period of a data bus
|
US7562271B2
(en)
|
2005-09-26 |
2009-07-14 |
Rambus Inc. |
Memory system topologies including a buffer device and an integrated circuit memory device
|
US11328764B2
(en)
|
2005-09-26 |
2022-05-10 |
Rambus Inc. |
Memory system topologies including a memory die stack
|
US7464225B2
(en)
*
|
2005-09-26 |
2008-12-09 |
Rambus Inc. |
Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
|
US7738307B2
(en)
*
|
2005-09-29 |
2010-06-15 |
Hynix Semiconductor, Inc. |
Data transmission device in semiconductor memory device
|
US7321524B2
(en)
|
2005-10-17 |
2008-01-22 |
Rambus Inc. |
Memory controller with staggered request signal output
|
JP5409621B2
(ja)
|
2007-07-20 |
2014-02-05 |
ブルー ダニューブ ラブズ インク |
位相同期ローカルキャリアを有するマルチポイント信号発生の方法及びシステム
|
WO2009099788A2
(en)
*
|
2008-02-05 |
2009-08-13 |
Rambus Inc. |
Multi-drop signaling system and method employing source-termination
|
US7961533B2
(en)
*
|
2008-05-27 |
2011-06-14 |
Advanced Micro Devices, Inc. |
Method and apparatus for implementing write levelization in memory subsystems
|
US7928773B2
(en)
*
|
2008-07-09 |
2011-04-19 |
Integrated Device Technology, Inc |
Multiple frequency synchronized phase clock generator
|
US9342471B2
(en)
*
|
2010-01-29 |
2016-05-17 |
Mosys, Inc. |
High utilization multi-partitioned serial memory
|
WO2013095538A1
(en)
*
|
2011-12-22 |
2013-06-27 |
Intel Corporation |
Interconnection of multiple chips in a package utilizing on-package input/output interfaces
|
US9460803B1
(en)
*
|
2015-09-25 |
2016-10-04 |
Micron Technology, Inc. |
Data path with clock-data tracking
|
US10410698B2
(en)
|
2017-12-07 |
2019-09-10 |
Micron Technology, Inc. |
Skew reduction of a wave pipeline in a memory device
|
JP2021043870A
(ja)
*
|
2019-09-13 |
2021-03-18 |
キオクシア株式会社 |
半導体記憶装置、及びストレージデバイス
|