TW201521160A - 封裝表面具接合元件的微電子元件 - Google Patents
封裝表面具接合元件的微電子元件 Download PDFInfo
- Publication number
- TW201521160A TW201521160A TW103131875A TW103131875A TW201521160A TW 201521160 A TW201521160 A TW 201521160A TW 103131875 A TW103131875 A TW 103131875A TW 103131875 A TW103131875 A TW 103131875A TW 201521160 A TW201521160 A TW 201521160A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor die
- portions
- bonding wires
- flexible material
- layer
- Prior art date
Links
- 238000004377 microelectronic Methods 0.000 title claims abstract description 109
- 238000005538 encapsulation Methods 0.000 title description 4
- 239000004065 semiconductor Substances 0.000 claims abstract description 129
- 239000000463 material Substances 0.000 claims abstract description 108
- 239000000758 substrate Substances 0.000 claims abstract description 65
- 229910052751 metal Inorganic materials 0.000 claims description 27
- 239000002184 metal Substances 0.000 claims description 27
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 239000013078 crystal Substances 0.000 claims description 3
- 239000008187 granular material Substances 0.000 claims description 2
- 238000005304 joining Methods 0.000 claims description 2
- 238000005476 soldering Methods 0.000 claims 2
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims 1
- 238000000034 method Methods 0.000 description 29
- 229910000679 solder Inorganic materials 0.000 description 20
- 235000012431 wafers Nutrition 0.000 description 19
- 238000006073 displacement reaction Methods 0.000 description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 238000000465 moulding Methods 0.000 description 7
- 238000005520 cutting process Methods 0.000 description 6
- 238000003466 welding Methods 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 5
- SUOAMBOBSWRMNQ-UHFFFAOYSA-N 1,2,5-trichloro-3-(2,4-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC=C1C1=CC(Cl)=CC(Cl)=C1Cl SUOAMBOBSWRMNQ-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 229910052759 nickel Inorganic materials 0.000 description 4
- 238000005452 bending Methods 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- -1 but not limited to Substances 0.000 description 2
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 2
- 239000004810 polytetrafluoroethylene Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004809 Teflon Substances 0.000 description 1
- 229920006362 Teflon® Polymers 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000010329 laser etching Methods 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/742—Apparatus for manufacturing bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/745—Apparatus for manufacturing wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/1183—Reworking, e.g. shaping
- H01L2224/1184—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/1191—Forming a passivation layer after forming the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13013—Shape in top view being rectangular or square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13012—Shape in top view
- H01L2224/13014—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13017—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13076—Plural core members being mutually engaged together, e.g. through inserts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/1357—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/1369—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1405—Shape
- H01L2224/14051—Bump connectors having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
- H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16108—Disposition the bump connector not being orthogonal to the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1701—Structure
- H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1705—Shape
- H01L2224/17051—Bump connectors having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L2224/742—Apparatus for manufacturing bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/9202—Forming additional connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92143—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Wire Bonding (AREA)
Abstract
本發明係揭露一種微電子結構,其包含在第一表面具有導電元件的半導體晶粒;複數條焊線,其具有接合到導電元件的複數個底座、以及遠離底座的複數個自由端,自由端係遠離基板以及底座並有端表面,且複數條焊線係定義在底座以及端表面之間的邊緣表面;一柔性材料層,沿著複數條焊線之至少鄰近底座的邊緣表面延伸,並填充於複數條焊線之複數個第一部分之間的空間,使得複數條焊線之複數個第一部分係藉由柔性材料層而彼此相分離。複數條焊線之第二部分係由端表面以及邊緣表面之鄰近端表面的部分所定義,該部分係從柔性材料層之第三表面延伸出。
Description
本申請案之主題係有關於含有半導體晶片的一微電子元件,其具有與外部微電子器件組裝時能有改良的可靠性的結構,此微電子元件係含有相容的連接結構,以及有關於製造此微電子元件的方法。
微電子晶片係平坦本體,其前表面上設置有接觸件以連接至晶片之內部電路。晶片係通常封裝以形成具有能電性連接至晶片接觸件之端子的微電子封裝然後,封裝件的端子可連接至外部微電子器件,例如電路面板。
微電子裝置,例如微電子晶片,係通常需要許多輸入以及輸出連接部,以連接其他電子元件。半導體晶片或是其他相似的元件之輸入以及輸出接觸件係通常設置成網格狀圖樣,其實質上覆蓋該元件之表面(通常被稱為面陣列);或是呈複數長條列,其平行於且鄰近元件的前表面之每一邊緣或是該前表面之中心而延伸。通常,此種裝置(例如晶片)必須實
體地設置在基板(例如印刷電路板)上,而元件之接觸件必須電性連接至電路板之導電零件。
微電子晶片係一般提供在封裝件中裡,以利於在晶片製造
期間的處理以及在將晶片安裝在外部基板(例如電路板或是其他電路面板)上之期間的處理。例如,許多微電子晶片係提供在封裝件裡以適合表面安裝(surface mounting)。此一般類型之多種封裝件已經使用於各種應用。最常見的,此種封裝件係包含一介電元件,一般稱為"晶片載體",其在具有介電質上鍍或是蝕刻出金屬結構以形成的端子。這些端子通常係藉由零件連接至晶片本身之接觸件,例如沿著晶片載體延伸的薄導線;或是藉由晶片之接觸件以及端子或是導線之間延伸的細引線或是線路連接至晶片本身之接觸件。在表面安裝操作中,封裝件係放置到電路板上使得封裝件上的每一個端子係對準電路板上的對應接觸墊。在端子以及接觸墊之間係提供焊料或是其他接合材料。藉由加熱組件熔化或是"回焊"焊料或是其他方式活化接合材料,可使此封裝件永久地接合。
許多封裝件包含焊球形式的焊料塊而附著至封裝件之端子,
通常焊球的直徑是約0.1毫米到約0.8毫米之間(5至30mils之間)。封裝件之底表面有突出的焊球陣列的一般稱為球柵陣列或是"BGA"封裝技術。其他封裝技術,被稱為平面柵陣列或是"LGA"封裝技術,係藉由焊料形成的薄層或是平面以牢固基板。此類型的封裝件可以非常薄。特定的封裝技術,一般被稱為"晶片級封裝(chip scale package)",其佔據電路板之區域等於或是僅略大於在封裝件中的元件區域。此優點在於其降低組件的總尺寸且基板上的各種裝置之間允許使用短的互連線路,其係限制裝置之間的訊號傳
遞時間,如此有利於組件在高速下操作。
在此封裝件中,複數個元件之熱膨脹("CTE")係數的不匹配或是差異對可靠性以及效能有不利的影響。舉例而言,半導體晶片比起其設置的基板或是印刷電路板有更低的CTE。當晶片在其使用期間加熱以及冷卻時,複數個元件將會根據其不同的CTE而有膨脹或收縮。在此範例中,基板比半導體晶粒有較多的膨脹且膨脹速率也較快。此可能造成用於安裝且電性連接半導體晶粒以及基板的焊料塊(或是其他結構)的應力。此種應力會造成焊料塊從半導體晶粒或是基板兩者或其中一者斷裂,從而中斷其原本有利的訊號傳輸。針對CTE變化,已經有使用各種結構來補償,然而對於逐漸增加利用於微電子封裝的微細間距陣列,目前並無法提供適當足夠的補償。
本發明的一態樣係有關於一微電子結構,其包含第一半導體晶粒,其具有第一表面、與第一表面相背對的第二表面、以及在第一表面上的複數個導電元件。該結構亦包含複數條焊線,其具有複數個底座分別接合到複數個導電元件。複數條焊線更具有遠離複數個底座的複數個自由端,自由端係遠離基板以及底座,並在其上有端表面。複數條焊線係定義在底座以及端表面之間延伸的邊緣表面。一柔性材料層係位於複數條焊線之底座之外部的半導體晶粒之第一表面上且從其延伸出。柔性材料層更沿著複數條焊線之邊緣表面之至少鄰近底座的第一部分延伸,並填充於複數條焊線之第一部分之間的空間,使得複數條焊線之複數個第一部分係藉
由柔性材料層而彼此相分離。柔性材料層更具有一第三表面,其係背對半導體晶粒之第一表面。複數條焊線之第二部分係由端表面以及鄰近端表面且未被第三表面覆蓋而延伸遠離之部分所定義。
複數條焊線之第一部分可被柔性材料完全地封裝。進一步
地,複數條焊線之第二部分可相對於底座而移動。在一範例中,柔性材料層具有2.5G Pa或是更小的楊氏模數。
複數條焊線之第二部分係沿著複數條焊線之軸線延伸,其
設置係相對於第三表面呈至少30度角。複數條焊線之端表面可高於第三表面50μm之距離。進一步地,複數條焊線之端表面可高於第三表面50μm之距離。
半導體晶粒係進一步定義在第一表面以及第二表面之間延
伸的邊緣表面,而柔性材料層係進一步包含從第三表面延伸至半導體晶粒之第一表面的邊緣表面,藉此以與半導體晶粒之邊緣表面實質上共平面。
複數條焊線中的至少一個之形狀係使得焊線定義自由端以及底座之間的軸線,並使得此焊線定義一平面。在此範例中,至少一焊線之彎曲部係在此平面內遠離軸線而延伸。至少一焊線之形狀係進一步使得該焊線之實質上直線部沿著軸線在自由端以及彎曲部之間延伸。
微電子結構係進一步包含導電金屬塊,其接合複數條焊線
之第二部分並接觸柔性材料層之第三表面。在此範例中,導電金屬塊中的至少一個係分別封裝複數條焊線中的其中一個之至少一些第二部分。導電金屬塊可藉由回焊將複數條焊線之第二部分與外部導電零件相接合。
在範例中,半導體晶粒可為具有第一區以及環繞第一區之
第二區的第一半導體晶粒。第一半導體晶粒之導電元件可在第二區內。在此範例中,微電子結構進一步可包含第二半導體晶粒,其設置在第一區內的第一半導體晶粒上。第二半導體晶粒可電性連接第一半導體晶粒之至少一些導電元件。柔性材料層可覆蓋第二半導體晶粒。
在另一範例中,半導體晶粒可為具有第一區以及環繞第一區之第二區的第一半導體晶粒。第一半導體晶粒之導電元件可在第二區內。此微電子結構進一步可包含第二半導體晶粒,其設置在第一區內的第一半導體晶粒上。第二半導體晶粒可具有第一表面以及背對第一表面的第二表面,以及在背對第一半導體晶粒之第一表面的第一表面上的複數個導電元件。額外的複數條焊線可具有分別接合第二半導體晶粒之其中一導電元件的複數個底座。複數條額外焊線可進一步具有遠離複數個底座的複數個自由端,自由端可遠離第二半導體晶粒之第一表面以及底座,並在其上有複數個端表面。複數條焊線可定義在底座以及端表面之間延伸的邊緣表面。柔性材料層可進一步位在複數條額外焊線之底座之外部的第二半導體晶粒之第一表面上並從其延伸出,且柔性材料層可進一步沿著複數條額外焊線之邊緣表面之第一部分延伸。複數條額外焊線之第二部分可由端表面以及從端表面延伸出的邊緣表面之部分所定義,該部分係未被在第三表面上的柔性材料層所覆蓋且延伸遠離第三表面上的柔性材料層。
本發明的另一態樣係有關於微電子封裝件,其包括具有第一半導體晶粒的微電子元件,此第一半導體晶粒具有第一表面背對第一表面的第二表面、以及在第一表面上的複數個導電元件。該元件可進一步具有複數條焊線,其具有分別接合在第一表面上的導電元件中的其中一個的
底座、以及複數個端表面,端表面係遠離基板以及底座。每一焊線係從底座延伸至端表面。柔性材料層係位於基板之第一表面之的第一部分上並從其延伸出,並填充於複數條焊線之複數個第一部分之間的空間,使得複數條焊線之複數個第一部分係藉由此柔性材料層而彼此相分離。柔性材料層具有背對基板之第一表面的第三表面,而複數條焊線之第二部分係由複數條焊線之端表面上未被第三表面上的柔性材料層覆蓋的至少一部分所定義。
封裝件進一步包含一基板,其具有第四表面以及在第四表面上暴露的複數個端子。微電子元件係安裝於具有第三表面之基板上,第三表面係面向第四表面,至少一些焊線之第二部分係分別與複數個端子中的其中一個相接合。
複數條焊線之第二部分可藉由導電金屬塊電性地以及機械
性地與複數個端子相接合。微電子封裝件可進一步包含一成型介電層,其形成在基板之第四表面之至少一部分上並從其延伸出,藉此沿著微電子元件之至少一部分延伸。成型介電層之楊氏模數可大於柔性材料層之楊氏模數。柔性材料層可具有低於2.5G Pa的楊氏模數。
複數條焊線可進一步定義在底座以及端表面延伸的邊緣表
面,而柔性材料層可沿著複數條焊線之至少鄰近底座之邊緣表面之部分且在複數條焊線之第一部分內延伸。從端表面延伸出的複數條焊線之邊緣表面之部分在第三表面上可不被柔性材料層之全部周長覆蓋。
本發明的另一態樣係有關於製造微電子結構的方法。本方
法包含在半導體晶粒上形成複數條焊線,此半導體晶粒係具有第一表面以及背對第一表面的第二表面、以及在第一表面上的複數個導電元件。複數
條焊線係形成具有複數個底座以及複數個端表面,複數個底座係分別接合到導電元件,端表面係遠離基板以及底座。複數條焊線之邊緣表面係在底座以及端表面之間延伸。本方法進一步包含形成一柔性材料層,其覆蓋複數條焊線之底座之外部的半導體晶粒之第一表面上且從其延伸出。柔性材料層係進一步形成沿著複數條焊線之第一部分之部分邊緣表面延伸,並填充於複數條焊線之第一部分之間的空間,以將複數條焊線之複數個第一部分彼此相分離。柔性材料層係進一步形成有背對上述基板之第一表面的第三表面,而複數條焊線之第二部分係至少由複數個端表面以及複數條焊線之邊緣表面上未被第三表面上的導電材料層覆蓋的一部分所定義。
本方法可進一步包含將在基板上安裝上述微電子封裝件,
其第三表面係面向基板之表面。基板之表面可具有複數個端子,而上述的安裝可包含將複數條焊線之第二部分之至少一些與複數個端子相接合。複數條焊線之第二部分可與此些端子相接合,此些端子含有與複數條焊線之第二部分接合之導電金屬塊的回焊。至少回焊之後,導電金屬塊中的至少一個可分別封裝複數條焊線之至少一些第二部分。在另一範例,複數條焊線之第二部分可與此些端子接合,此些端子含有與端子接合的導電金屬塊之回焊。
本方法可進一步包含在基板之表面之一部分上方形成一成
型電介質並從此位置延伸出,藉此沿著柔性材料層之至少一部分以及沿著半導體晶粒之至少一部分延伸。
柔性材料層可沉積在半導體晶粒上,藉此覆蓋複數條焊線(包含其端表面),以及形成柔性材料層之步驟可進一步包含移除柔性材料層
之一部分以形成第三表面,且藉此不覆蓋複數條焊線之第二部分。或者,形成柔性材料層之步驟可包含將柔性材料在半導體晶粒上成型,藉此形式第三表面使得複數條焊線之第二部分從此延伸。
形成此焊線可包含使用接合工具之細管將線路段壓至接觸
副表面,以切斷與複數個導電元件中的其中一個接合的線路段,藉此形式遠離底座的焊線之端表面。
10‧‧‧微電子結構
10'‧‧‧微電子結構
10"‧‧‧微電子結構
12‧‧‧半導體晶粒
14‧‧‧第一表面
16‧‧‧第二表面
23‧‧‧邊緣表面
24‧‧‧組件
28‧‧‧導電元件
30‧‧‧接觸部
32‧‧‧焊線
34‧‧‧底座
35‧‧‧底座端
36‧‧‧自由端
37‧‧‧邊緣表面
38‧‧‧端表面
40‧‧‧延伸部
42‧‧‧柔性材料層
44‧‧‧主表面
45‧‧‧表面
46‧‧‧基板
50‧‧‧軸線
52‧‧‧第一部分
54‧‧‧第二部分
56‧‧‧頂點
58‧‧‧角度
60‧‧‧軸線
62‧‧‧尖端
64‧‧‧電路
66‧‧‧焊料塊
68‧‧‧介電層
70‧‧‧細管
74‧‧‧線路
76‧‧‧面
78‧‧‧區域
80‧‧‧區域
90‧‧‧PCB(印刷電路板)
92‧‧‧接觸墊
110‧‧‧微電子元件
112‧‧‧半導體晶粒
114‧‧‧第一表面
118‧‧‧第一區
120‧‧‧第二區
122‧‧‧半導體晶粒
128‧‧‧導電元件
132‧‧‧焊線
140‧‧‧延伸部
142‧‧‧柔性層
144‧‧‧第三表面
210‧‧‧微電子元件
212‧‧‧半導體晶粒
214‧‧‧表面
218‧‧‧第一區
220‧‧‧第二區
222‧‧‧半導體晶粒
228‧‧‧導電元件
232a‧‧‧焊線
232b‧‧‧焊線
240‧‧‧延伸部
242‧‧‧柔性材料層
本發明之上述及其他特徵及優勢將藉由參照附圖詳細說明其例示性實施例而變得更顯而易知,其中:第1圖為本發明之一態樣的微電子元件之剖面圖。
第2圖為含有第1圖之微電子元件的微電子封裝件之剖面圖。
第3A至3C圖為複數條焊線之範例之示意圖,此焊線可使用於第1圖之微電子元件。
第4圖為第3A至3C圖之焊線範例之尖端之細部圖。
第5圖為本發明之另一範例之另一微電子元件之剖面圖。
第6圖為本發明之另一範例之另一微電子元件之剖面圖。
第7至12圖為本發明的另一態樣之製造微電子元件的方法之步驟期間處理單元的各種剖面圖。
第13圖為可用在第7至12圖所示的本方法之變化型的一方法步驟。
第14圖以及第15圖為用於製造焊線的方法的連續步驟之示意圖,此
種焊線可與第7至12圖所示之方法以及第13圖之步驟變化型相結合。
於此使用,詞彙“與/或”包含一或多個相關條列項目之任何或所有組合。當“至少其一”之敘述前綴於一元件清單前時,係修飾整個清單元件而非修飾清單中之個別元件。
在圖式中,相似參考標號係用於指示相似元件,第1圖為本發明實施例之微電子元件之形式的微電子結構10。第1圖之實施例係微電子元件,其為半導體晶粒12之形式(亦稱為半導體晶片)。微電子元件具有複數條焊線32從接觸件28延伸至延伸部40,延伸部40係在覆蓋且讓複數條焊線32之剩餘部分彼此相分離的柔性材料層42上延伸。焊線32有一部分係鄰近半導體晶粒12。然後,結構10可使用於電腦或是其他電子應用裝置,可單獨使用或與其他元件組合使用。
第1圖之微電子元件10包含具有第一表面14以及第二表面16的半導體晶粒12。針對本案之目的,所述第一表面14可相對或是遠離第二表面16。此種描述中,與本文中所使用的其他元件之相對位置之描述相同,指示元件之垂直或是水平位置係僅為說明性目的,以對應圖式內元件之位置,但非為限制之目的。
在半導體晶粒12之第一表面14上有導電元件28。就本案描述而言,當描述導電元件在具有介電結構的另一元件之表面上時,其係指電性導電結構係用於接觸在一垂直於介電結構之表面方向上移動的理論點,且從介電結構外部朝向介電結構表面移動。如此,介電結構之表面上
的一端子或其他導電結構可從此表面突出;或者,可與此表面齊平;或者,可相對於此表面內凹並由介電結構的孔洞或凹槽所暴露。導電元件28可為固體金屬材料之平坦、薄的元件,固體金屬材料可為銅、金、鎳、或是其他可用於此應用得材料,例如含有銅、金、鎳或是其組合中的至少一種的各種合金。在一範例中,導電元件28可為實質上圓形。
微電子元件10進一步包含接合到至少一些導電元件28的
複數條焊線32。複數條焊線32係在底座34與導電元件28相接合,並延伸至對應的自由端36,此自由端36係遠離底座34以及半導體晶粒12之第一表面14。複數個自由端36係位在複數條焊線32之延伸部40內。複數條焊線32之複數端36之特徵在於其自由性,不連接或是不接合到半導體晶粒12或是任何其他在微電子元件10內連接至半導體晶粒12的導電零件。換句話說,自由端36可透過焊球或是其他在此討論的零件直接或是間接地電性連接微電子元件10外部的器件之導電元件,例如印刷電路板(PCB)或是具有導電接觸件或是端子的另一基板。事實上,複數自由端36係由柔性材料層42(以下將描述)保持在預設中性位置;而接合或電性連接至另一外部器件的複數自由端36並非意謂其不是"自由的"。相反地,當底座34係直接或是間接電性連接至半導體晶粒12,其並非自由的,如上所述。如第1圖所示,底座34可實質上呈圓形,從底座34以及自由端36之間定義的焊線32之邊緣表面37向外延伸(如第3A至3C圖所示)。
根據用以形成焊線32之材料類型、焊線32以及導電元件
28之間的連接所需的強度、或是用以形成焊線32的特别製程,底座34之特定尺寸以及形狀可有所變化。在Otremba的美國專利7,391,121號以及美
國專利公開號2012/0280386(簡稱386公開案)以及2005/0095835(簡稱835公開案,其描述被認為是線路接合之形式的楔形接合步驟),其揭露全部係納入此處作為製造複數條焊線32的範例方法之參考。
複數條焊線32可用導電材料製成,例如銅、金、鎳、焊料、
鋁或其他相似材料。另外,複數條焊線32可組合材料製成,例如,導電材料(例如銅或是鋁)之線心結合在線心外的塗層。塗層可為第二導電材料,例如鋁、鎳或其他相似材料。或者,塗層可為絕緣材料,例如絕緣套。在一範例中,用以形成複數條焊線32的線路可具有約15μm至150μm之間的厚度,即橫跨線路長度的維度上。在其他範例,係包含使用楔形接合,而複數條焊線32可具有約500μm的厚度。一般而言,焊線係形成導電元件上,例如使用專門設備在接觸部30內形成的導電元件28。
如下所述,在形成上述類型之焊線的期間,一線路段之前
端係加熱以及緊壓與線路段接合的接收面,通常形成球狀或是類球狀底座34以接合到導電元件28之表面。形成焊線的線路部分之所需長度係從接合工具拉出,然後切割所需長度的焊線。例如,楔形焊接,其可用於形成鋁製的複數條焊線,係為將線路之加熱部分拖拉橫過接收面以形成通常平行於該表面的楔形。如果需要,楔形接合焊線可向上彎曲,以及延伸至切割之前的所需長度或是位置。在一特定實施例,用於形成焊線的線路在橫跨部分可為圓筒狀。否則,從工具輸入用以形成焊線的線路或是楔形接合焊線的線路可具有多邊形橫跨部分,例如矩形或是梯形。
複數條焊線32之延伸部40可形成陣列連接零件之至少一
部分,此陣列係由複數條焊線32之個別延伸部40所形成。此種陣列可形
成在面陣列構造中,其變化型可用上述結構來實現。此種陣列可用於電性地以及機械性地連接微電子元件10至另一微電子結構,例如連接至印刷電路板("PCB")、基板(在微電子元件10之封裝構造中,其範例係顯示在第2圖中)或是其他外部器件或是結構。複數個焊料塊66(如第2圖所示)可藉由電性以及機械性地附著延伸部40,以連接複數條焊線32至此種器件或是結構的複數個導電零件。另外,焊料塊66包含自由端36以及對應的端表面38(如第3A至3C圖所示)。
微電子元件10進一步包含一柔性材料層42,其係以具有低
於約2.5GPa之楊氏模數的介電材料所形成。如第1圖所示,柔性材料層42在半導體晶粒12之第一表面14之部分上方延伸,該部分未被複數條焊線32之底座34所覆蓋或是占用。同樣地,柔性材料層42係在導電元件28之部分上方延伸,該部分不被複數條焊線32之底座34所覆蓋。柔性材料層42亦可部分地覆蓋複數條焊線32,包含底座34以及複數個邊緣表面37之至少一部分。如上所述,複數條焊線32之延伸部40係維持不被柔性材料層42覆蓋,從而製造可用於電性連接至柔性材料層42外部的零件或是元件的複數條焊線32。在圖式顯示的範例中,一表面,例如柔性材料層42之主表面44可與半導體12之第一表面14相分隔足够覆蓋底座34以及複數條焊線32之邊緣表面37之部分的距離,藉此提供機械支撐的平坦水平並使複數條焊線32彼此相分離以及電性絕緣。針對柔性材料層42的其他配置係可能的。例如,柔性材料層可具有多個變化高度的表面。
在第1圖顯示的焊線32範例,其在第3A以及4圖更詳細
地顯示,係定義特别的彎曲形狀,其藉由利用一副表面製造複數條焊線32
之製程而設置在複數條焊線32上。以下,此方法係進一步參考第7至13圖進行說明。複數條焊線32之形狀可使得複數個端表面38沿著軸線50對準焊線32之鄰近底座34的底座端。第3A圖所顯示的焊線32之範例中,軸線係通常垂直導電元件28使得端表面38之位置係直接高於底座端35。
一此種構造係有用於形成陣列的複數條焊線32,其中連接在柔性材料層42之主表面44上的陣列係旨在具有一間距,與複數條焊線32分别相接合的導電元件28之間距相匹配。在此種構造中,軸線50亦可與接觸部30呈一角度,使得端表面38從底座端35略偏移但是仍然高於底座34。在此範例中,軸線50可與接觸部30呈85°至90°角度。
可配置焊線32使得端表面38上的第一部分52可通常沿著
軸線50之一部分延伸。第一部分52的長度係介於焊線32之總長度(例如,以軸線50長度來定義)之約10%至50%之間。焊線32之第二部分54可彎曲或是折彎,藉此從鄰近第一部分52之位置延伸至與軸線50相分隔的頂點56以遠離軸線。第二部分54係進一步彎曲藉此沿著軸線50位於或是靠近底座端35,亦從底座端35側延伸至頂點56以遠離軸線50。應注意的是,第一部分52不需要是直線或是精確地接續軸線50,其可以有一些曲率或變化。應注意的是,彎曲的第一部分52以及第二部分54之間可有突然或是平滑的彎曲變化。然而,應注意的是第1以及3A圖的複數條焊線32,包含第二部分54位於軸線50所在的單一平面。
進一步,可配置焊線32之第一部分52以及第二部分54使
得未與軸線50相交的任何部分皆在軸線50之單側上。亦即,例如,一些第一部分52以及第二部分54可在軸線50之一側,其係相對於第二部分54
所定義的彎曲形狀之頂點56;然而,此部分的任何一部分將在焊線32之與軸線50至少部分地相交叉的區域中。換句話說,焊線32之第一部分52以及第二部分54可不完全地與軸線50交叉使得那些部分內的邊緣表面37係僅與軸線50之單側上的軸線50相分隔。在第3A圖之範例中,平面係沿著繪製焊線32的頁面上呈現。
第3B以及3C圖係顯示具有複數端36的複數條焊線32之
範例,其未直接高於底座34。亦即,考量到半導體晶粒12之第一表面14延伸在兩個側面方向,藉此實質上定義複數條焊線32中的其中一個之平面,而複數條焊線32中的其中一個的端36可從底座34之對應的側面位置在這些側面方向中的至少一個位移。如第3B以及3C圖所示,複數條焊線32可為相同的一般形狀,例如第3A圖之焊線,也可以具有一端36,其對準焊線32鄰近底座34以定義軸線50的部分。同樣地,複數條焊線32可包含第一部分52以及第二部分54,第一部分52通常沿著軸線50延伸,而第二部分54係彎曲藉此定義在單側上與軸線50相分隔的頂點56,以定義沿著軸線50延伸的平面。然而,第3B以及3C圖的複數條焊線32可配置使得如上所述定義的軸線50與接觸部30呈一角度,例如低於85°。在另一範例中,角度58可約30°至75°之間。
焊線32可使得焊線之第二部分54內定義的頂點56在角度
58外,如第3B圖所示,或是在角度58內,如第3C圖所示。進一步,軸線50可與接觸部30呈一角度,使得焊線32之端表面38相對於接觸部30在多個側面方向上橫向地位移。在此範例中,由第二部分54以及軸線50定義的平面本身與導電元件28及/或第一表面14呈一角度。此角度可實質
上等於或是不同角度58。亦即,端36相對於底座34的位移可在兩個側面方向上,在每一方向上可有相同或是不同的位移距離。
在一範例中,微電子元件10中,各種焊線32可在不同方
向上位移以及有不同位移量。此種配置係讓微電子元件10具有一陣列的延伸部40,相比於半導體晶粒12之第一表面14之水平,此陣列的延伸部40係不同地配置在表面44之水平上。例如,比起半導體晶粒12之第一表面14,陣列可覆蓋較小的整體區域或是在表面44上有較小間距。在第1圖之微電子元件10之變化中,複數條焊線32可如第3B圖、第3C圖或兩者之結合所示呈一角度。
如第4圖所示,至少一些焊線之之自由端36可具有不對稱
構造的端表面38,其定義為複數條焊線32之在至少一方向上比鄰近部分窄的尖端62。自由端36之窄尖端62可藉由以下說明的製程以設置在焊線32上。如圖所示,窄尖端62可偏移使得穿過中心的軸線60從軸線62穿過焊線32之鄰近部分之中心而偏移。進一步,端表面38之質心64可沿著軸線60而從鄰近焊線部分偏移。焊線32之尖端62亦可在垂直第11圖所示的維度方向上變窄;或是與焊線32之鄰近相同寬度或是較廣。複數條焊線32之延伸部40可包含具有尖端的焊線之所有的或是部分的尖端62,或是可包含全部尖端62以及延伸超過尖端62的複數條焊線之部分。
如上所述,複數條焊線32可用於連接微電子元件10至一
外部器件。第2圖係顯示微電子元件10之組件24之範例,其可如第1圖所描述,或是可如第1圖所描述的變化型。複數條焊線32之延伸部40係與藉由焊料塊66與基板46之複數個接觸墊48相接合,焊料塊66係沿著
複數條焊線32之延伸部40以及沿著接觸墊48延伸。基板46可為實質上平坦介電元件的形式。介電元件可為片狀,而且可為薄的。在特定實施例中,介電元件可包含至少一層有機介電材料或是複合介電材料,舉例但非未限制,聚酰亞胺(polyimide)、聚四氟乙烯(PTFE)、環氧樹脂、環氧樹脂、玻璃、玻璃纖維板(FR-4)、BT樹脂、熱塑性或是熱固性塑膠材料。
基板46之厚度較佳地在所需應用可接受的厚度範圍內,例如,約25μm至500μm之間。基板46可進一步包含相對於接觸墊48的端子49,其係在相同或是不同的陣列配置。端子49可藉由基板46內的路由電路64連接接觸墊48。
組件24可進一步包含一成型介電層68,其可成型在基板
46面向微電子元件10之表面上。成型介電層68係為一密封劑,例如,可填充在複數個焊料塊66之間的空間中,並可接觸在基板46以及柔性材料層42之第三表面44之間的區域。成型介電層68可進一步分别沿著基板46向外延伸以及沿著邊緣柔性材料層42與半導體晶粒12之表面45與23向上延伸,在半導體晶粒12之第二表面16上的延伸可選擇地覆蓋微電子元件10。基板46可包含相對於接觸墊48的封裝端子或是其他結構,以利於將封裝組件24與外部器件的連接。
在另一範例,同樣地,微電子元件可在基板46直接接合印
刷電路板("PCB")。此種PCB可組裝在電子裝置內使得微電子元件10與PCB之連接可由將微電子元件10組裝此種元件來完成。進一步,可不須結合成型介電材料來執行此種組裝。
在上述微電子元件10之任一組件或是應用中,根據上述原
理複數條焊線32之結構結合柔性材料層42,可協助改進微電子元件10在封裝組件與基板或與PCB(或是其他器件)附著的可靠性。特別的是,微電子元件10在複數條焊線32之延伸部40以及連接器件(例如接觸墊48)之對應的導電零件之間連接之情形中,連接之可靠性可以比半導體晶粒之接觸件與基板之端子之間直接連接更改善。此改善係透過複數條焊線32彎曲或是折彎以容置半導體晶粒12之導電元件28以及基板46(或是PCB或是其他相似結構)之接觸墊48之間的相對移動,來完成。此移動可能是器件操作、元件移動(,例如,微電子元件10或是組件被使用)、或是微電子元件10或是組件24進行測試所造成。進一步,此種相對移動可能是由器件在使用期間因器件及/或周圍結構產生的熱造成的擴張以及對應的收縮造成的。此種熱膨脹係有關於器件之熱膨脹係數(CTE),而不同結構中複數個器件之間的相對移動可能因為各種結構或是材料之CTE差異或是不匹配所造成。例如,半導體晶粒可具有約2至5之間的CTE(ppm/℃)。在相同組件中,PCB或是基板可具有15(ppm/℃)或更大的CTE。
任一器件之CTE可為一"複合"CTE,其係指完成結構之CTE,
可近似但不精確地匹配建構此結構的主要材料之CTE,且可取決於結構之架構以及具有不同CTEs的其他材料。例如,半導體晶粒之CTE可大約為建構晶粒的矽或是另一半導體材料。在另一範例,基板46的CTE大約是建構基板46的聚四氟乙烯或是另一介電材料。
因此,當半導體晶粒12以及基板46在組件24之熱循環期
間膨脹以及收縮,因為半導體晶粒12以及基板46對於相同溫度改變下以不同速率以及不同程度膨脹,所以材料之間的CTE可造成半導體晶粒12
之導電元件28以及基板46(或是另一結構,例如PCB或其他相似)之接觸墊48之間的移動。依照器件及/或導電元件28以及接觸墊46之特别配置,此造成接觸墊48相對於導電元件28的位移,特別在基板46、或是半導體晶粒12(即朝向邊緣表面23)或是在其他區域之外圍區。
沿著個別長度的複數條焊線32之可撓性可讓端表面38能
有彈性地相對於底座34移動。此種可撓性可補償複數條焊線32所連接的相關聯導電元件28以及接觸墊46之間的相對移動。然而,因為複數條焊線32係可撓式,所以比起基板46或是其他結構,焊線32無法可靠地支撐半導體晶粒12。例如,未被支撐的複數條焊線32之收縮會導致鄰近的複數條焊線32彼此接觸,造成短路或是其他焊線32或是相關聯器件的損壞。
因此,柔性材料層42係讓複數條焊線32彼此相分離,並沿著其高度增加結構的剛性,並允許複數條焊線32所需的收縮以補償接觸墊46相對於導電元件28的位移。因此,柔性材料層42可用有彈性地可變形(即柔性材料)組成物製成,例如具有低於2.5GPa楊氏模數的材料。進一步,如上所述,柔性材料層42可為介電質,藉此不需要額外的塗層便可將複數條焊線32彼此電性絕緣。適合作為柔性材料層的材料包含矽樹脂、苯並環丁烯(BCB)、環氧樹脂或其他相似材料。
在此結構中,其有利於配置微電子元件10與與基板12的
連接,且此連接係足够堅固以補償柔性層42內複數條焊線32之收縮(其需要柔性層42之變形)。複數條焊線132之延伸部40可達成此種連接。例如,不被柔性材料層42覆蓋藉此以實體分隔,延伸部40係讓導電金屬塊66完全地環繞延伸部40內的複數條焊線32之至少一些邊緣表面37,其可
提供更堅固的連接,比起導電金屬塊66簡單地沿著側邊延伸所達到的連接。為了充分將導電金屬塊66環繞延伸部40,延伸部40可相對柔性材料層42定位使得延伸部40內的複數條焊線32之軸線50係與表面44呈30°至90°之間的角度。藉由將複數條焊線32以及柔性材料層42結構化使得延伸部比表面44高200μm或是更少,可進一步提升接合之強度。例如,延伸部40可具有50μm至200μm之間的高度。
在組件24以及微電子元件10亦包含成型電介質的一些範例中,成型電介質本身可為柔性,具有大於柔性材料層42的楊氏模數,以及在其他範例中可低於半導體晶粒12或是基板46。
第5以及6圖係顯示結合堆疊配置的多個半導體晶粒的微電子元件110以及210之範例。在第5圖之範例中,半導體晶粒112之第一表面114係考慮劃分成第一區118以及第二區120。第一區118係在第二區120內,且包含第一表面114之中央部分以及由此向外延伸。第二區120係實質上環繞第一區118且由此向外延伸至半導體晶粒112之外部邊緣。在此範例中,半導體晶粒112沒有特定特性係實體分離此兩個區域;然而,基於處理或是特徵應用而在此討論之目的,此些區域未標示出。複數條焊線132係連接第二區120內表面114上的導電元件128。
第二半導體晶粒122係設置在第一區118內半導體晶粒112上。在第5圖所示範例中,半導體晶粒122係設置在半導體晶粒112面向下並以導電金屬塊66(例如焊料塊)電性地以及機械性地相接合。在此種結構中,半導體晶粒122表面上的導電元件(其面向第一表面114)可在第一區118內延伸的半導體晶粒112之表面114上與路由電路連接。例如,此種路
由電路可包含導線,其延伸至第二區120且與第二區120內表面114上的一些導電元件128相連接。其他導電元件128係連接至半導體晶粒112之內部器件。因此,複數條焊線132可利於半導體晶粒112與在柔性材料層142之第三表面144上的半導體晶粒122之間的連接。為了達成此種結構,針對待設置高於半導體晶粒122且可被柔性層142覆蓋的複數條焊線132之延伸部140,兩複數條焊線132以及柔性層142可具有充分的高度。對於上述柔性層142內的複數條焊線132可補償器件之間CTE不匹配的微電子元件110,可設置在基板、PCB或是與其他結構上。
在第6圖之範例中,第二半導體晶粒222係設置在第一區
218內的半導體晶粒212。半導體晶粒具有設置在第二區內的導電元件228a,第二區220係環繞有複數條焊線232a與之連接的半導體晶粒222。然而,在此範例中,半導體晶粒222係設置在半導體晶粒212上且面向上,使得其導電元件228b面向遠離半導體晶粒212之表面214。在此結構中,複數條第二焊線232b係連接導電元件228b並遠離導電元件228b而延伸至複數端238。柔性材料層242係覆蓋在複數條焊線232a之外部區域以及半導體晶粒222之外部區域中的半導體晶粒212之表面214。柔性材料層進一步覆蓋半導體晶粒222使得柔性材料層242能分離複數條焊線232a以及232b之複數個邊緣表面237並延伸於複數個邊緣表面237之間。因此,藉由連接複數條焊線232a以及232b之延伸部240以及與以上描述之微電子元件10相似結構的零件,微電子元件210可設置在基板、PCB或是其他結構上。
在此種結構中,複數條焊線232a以及232b係配置在所需充分的高度,以補償如上所述器件之間CTE不匹配。在此結構中,複數條
焊線232a以及232b係配置在所需充分的高度,以針對延伸部240提供所需的高度,並充分補償相連接的零件由於CTE不匹配而產生的位移。例如,因為此種結構在周邊的位移越大,所以在基板上的接觸墊相對於導電元件228a的位移會大於相對於導電元件228b的位移。因此,在僅包含一個半導體晶粒的相似大小的微電子元件內,複數條焊線232b可具有低於的高度。
第7至12圖係顯示製造微電子元件10的方法之各種步驟。
第7圖顯示由半導體晶粒12組成的製造中單元10',如上所述,其在第一表面14上有導電元件28。在第8圖中,製造中單元10"係顯示複數條焊線32形成在半導體晶粒12之導電元件28上。此複數條焊線可以特別採用的設備來形成,此設備可藉由加熱通過接合細管的線路前端而在一組件中形成複數條連續焊線。此細管係對準複數個導電元件28中的其中一個,進而對準線路之前端。然後,藉由適當移動細管來加壓已加熱的自由端,使得焊線之底座34接合到導電元件28。
當所需長度的線路已經從細管拉出藉此延伸高於半導體晶
粒12之第一表面14到一適當距離,此距離係針對待形成的焊線高度(其亦可包含線路定位以達到其自由端36及/或焊線32本身塑形所需的位置),此線路係用以將端表面38上的焊線32脫離此部分線路,此部分尚在細管內且用於形成連續焊線。重複此製程直到所需數量的複數條焊線形成。有各種步驟以及結構可用於切斷焊線32,包含放電結球(electronic flame-off,EFO),各種切割方式或其他相似方式,美國專利申請案13/462,158以及13/404,408,以及美國專利8,372,741已提供範例。以下係參考第14圖以及第15圖以說明切斷焊線之進一步範例。在上述的焊線形成步驟之變化型,
如美國專利申請案13/404,408所述,使用特别採用的設備,藉由邊緣接合步驟(包含楔形接合或是針腳式接合),複數條焊線32可形成在製造中單元10"上。
形成所需數量的複數條焊線32之後,可在製造中單元10"
上沉積可流動狀態(在變硬或固化之前)的所需材料以形成柔性材料層42,如第9圖所示。將此單元10'放置在適當規劃的模子即完成此步驟,此模子具有柔性材料層42之所需形狀的腔以收納單元10'。形成柔性材料層之此模子以及本方法可用與在基板上的複數條焊線上方形成封裝層的程序(其已在美國專利申請案2010/0232129揭露)相似的程序,本發明係參考其所揭露的全部內容。可形成柔性材料層42使得表面44最初高於複數條焊線32之端表面38並彼此隔開。為了形成延伸部40(包含端表面38),可移除封裝層42之高於端表面38的部分,並創建低於端表面38的新表面44。或者,可形成柔性材料層42使得表面44最初低於端表面38一距離,如果需要,可定義脫離部分40之所需高度,並藉由研磨、乾蝕刻、雷射蝕刻、濕式蝕刻或其他相似技術除去一部分封裝層42。如果需要,亦可在相同或是額外的步驟中移除複數條焊線32之一部分自由端36,以達到實質上彼此相同的平坦端表面38。
如上所述,上述步驟所產生的微電子元件10或是其變化型,
可封裝在基板上或是設置PCB上。此些後續步驟的任一步驟可用相似方式執行。例如第10圖所示,可藉由沉積導電金屬塊66來製造接合外部器件的微電子元件10,導電金屬塊66可為在複數條焊線32之延伸部40上方的焊料或其他相似材料。可冷卻以及凝固導電金屬塊66使得導電金屬塊66
至少暫時地保持固定在個別延伸部40的位置上。如第11圖所示,第10圖的微電子元件10可將PCB 90對準導電金屬塊66,以及將複數條焊線32之延伸部40對準PCB之接觸墊92。然後,導電金屬塊66係接觸墊片並加熱回焊導電材料以與墊片92相接合,而將微電子元件10固定至PCB 90,如第12圖所示。
在第10至12圖之安裝步驟之變化型中,導電金屬塊66可
沉積在接觸墊92上,如第13圖所示針對微電子元件安裝的製造。然後,微電子元件10可位於PCB 90上方且複數條焊線32之延伸部40對準導電金屬塊66(以及接觸墊92)。可加熱導電金屬塊66造成回焊,而微電子元件10可朝向PCB 90移動使得延伸部40位於導電金屬塊66內,接著冷卻以接合延伸部40。
上述步驟(第10圖、第12圖以及第13圖)之任一個亦可用於接合微電子元件10,在封裝組件24中形成基板46,如第2圖所述。封裝件24上可進一步沉積成型電介質68,如第2圖所示,其可使用在微電子封裝形成成型電介質的成型法或其他方法來完成。或者,可在微電子元件10以及環繞導電金屬塊66的基板46之間沉積底部填充劑。
如第5以及6圖所示,上述方法步驟之變化型亦可用於形成、封裝或是安裝多晶粒配置。在此變化型中,焊線形成(可用在此討論的任何方法完成)之前或之後,第二晶粒22可安裝在晶粒12上。在第6圖之範例中,在焊線形成之前將晶粒222安裝上晶粒212會導致複數條焊線232一次全部形成,而不須後續步驟。晶粒安裝以及焊線形成之後,可如上所述沉積柔性層242以及342,而且可安裝封裝件,如先前討論且使用單一
晶粒微電子元件10的相同方式。
第14以及15圖係顯示用於焊線形成之特别方法步驟期間
的製造中單元10'。如第14圖所示,線路接合工具之細管70係接近基板12之第一表面14。第4圖係大略地顯示細管70,其係隨著相關聯的接合工具(圖中未顯示),細管70可通常為以上描述之類型且可將複數條焊線32之底座34接合至半導體晶粒12之導電元件28。
在方法步驟之特别設定中,針對待形成的焊線之所需高度,
在所需長度的線路74已經拉出細管70之後,使用細管70之面76以及副表面80切斷77並適當地設置。如第14圖所示,移動細管70以開始切斷以及定位至副表面80上方的位置,其係大略地顯示在第14圖中的元件之表面。在各種應用中,針對以下描述的切斷應用,副表面80可在有充分硬度之元件上,如金屬或其他相似材料。此元件可在一位置上附著接合工具以接續細管70,並在線路接合製程期間移動。在另一範例中,此元件可相對於接合工具固定在半導體晶粒12之區域中。
在第14圖所示的範例中,細管70係位於副表面80上方。
細管70適當地定位後,係朝向副表面80對在副表面80以及細管70之從線路74向外延伸的面76之間的一部分線路74加壓。然後,壓力係施加至線路以使得面76朝向副表面80移動,其係加壓在其之間的線路74,造成線路74之塑性變形,例如,在區域78內的線路之平坦化或是壓縮。透過此變形,線路74之區域78變得比任一側上的線路74之剩餘部分更脆弱,也比底座34以及接觸部30之間的接合更脆弱。例如,相對於任一側上的線路74之其他部分,區域78會較平坦、壓縮或是扭曲。
線路74之區域78變形之後,細管70接著移動回到待形成
的焊線32之自由端36最後的所需位置。相對於所述第3B以及3C圖之範例,此位置可直接在底座43上方或是可橫向地位移。細管70之位置通常可在自由端36之所需側面的區域,可比最後所需的位置更靠近第一表面14。
進一步,此線路可保持部分地彎曲,包含與上述討論之完成的複數條焊線32之形狀相似,其含有第一部分52以及第二部分54。
然後,細管70可遠離表面14移動以施加張力至細管70以
及底座34之間的此段線路74(其可鉗夾或是牢固於細管70內)。此張力使得線路74斷在區域78,如第15圖所示,其將焊線32與線路74之剩餘部分分離,此剩餘部分具有自由端36之端表面38定義在其上的尖端62所形成的區域78之一部分。區域78之剩餘部分係維持在線路74之新的前端72'上。這些步驟可在半導體晶粒12之表面14上的其他導電元件28上重複執行,以形成所需圖樣的焊線32陣列。
在較佳實施例之詳細說明中所提出之具體實施例僅用以方便說明本發明之技術內容,而非將本發明狹義地限制於上述實施例,在不超出本發明之精神及以下申請專利範圍之情況,所做之種種變化實施,皆屬於本發明之範圍。
10‧‧‧微電子結構
12‧‧‧半導體晶粒
14‧‧‧第一表面
16‧‧‧第二表面
23‧‧‧邊緣表面
28‧‧‧導電元件
32‧‧‧焊線
34‧‧‧底座
36‧‧‧自由端
40‧‧‧延伸部
42‧‧‧柔性材料層
44‧‧‧主表面
45‧‧‧表面
Claims (21)
- 一種微電子結構,包含:一半導體晶粒,係具有相背對的一第一表面以及一第二表面、以及在該第一表面上的一群組的複數個導電元件;複數條焊線,具有分別與複數個導電元件相接合的複數個底座,該複數條焊線係進一步具有遠離該複數個底座的複數個自由端,該複數個自由端係遠離基板以及該複數個底座,且該複數個自由端上包含有複數個端表面,該複數條焊線係定義在該複數個底座以及該複數個端表面之間延伸的複數個邊緣表面;以及一柔性(Compliant)材料層,係延伸覆蓋於該複數條焊線之該複數個底座以外的該半導體晶粒之該第一表面上,該柔性材料層之延伸,係進一步沿著該複數條焊線之該複數個邊緣表面之至少鄰近該底座的複數個第一部分,以填充該複數條焊線之該複數個第一部分之間的複數個空間,使得該複數條焊線之該複數個第一部分藉由該柔性材料層而彼此相分離,該柔性材料層之一第三表面背對該半導體晶粒之該第一表面,其中該複數條焊線之複數個第二部分係遠離該第三表面而延伸,該複數個第二部分係包含該複數個複數條焊線之該複數個自由端。
- 如申請專利範圍第1項所述之微電子結構,其中該複數條焊線之該複數個第一部分係由該柔性材料完全地封裝,其中該複數條焊線之該複數個第二部分可相對於該複數個底座移動。
- 如申請專利範圍第1項所述之微電子結構,其中該柔性材料層具有2.5GPa或是更小的楊氏模數。
- 如申請專利範圍第1項所述之微電子結構,其中該複數條焊線之該複數個第二部分係沿著該複數條焊線之軸線延伸,該軸線之設置相對於第三表面至少為30度角。
- 如申請專利範圍第1項所述之微電子結構,其中該複數條焊線之該複數個端表面之位置係高於第三表面至少50μm之距離。
- 如申請專利範圍第1項所述之微電子結構,其中該半導體晶粒係進一步定義在該第一表面以及該第二表面之間延伸的複數個邊緣表面,而該柔性材料層係進一步包含從該第三表面延伸至該半導體晶粒之該第一表面的複數個邊緣表面,藉此與該半導體晶粒之該複數個邊緣表面實質上共平面。
- 如申請專利範圍第1項所述之微電子結構,其中該複數條焊線中的至少一個的形狀係使得該焊線能定義該自由端以及該底座之間的軸線,並使得該焊線定義一平面,該至少一焊線之一彎曲部係遠離該平面內的該軸線延伸。
- 如申請專利範圍第7項所述之微電子結構,其中該至少一焊線之該形狀進一步使得該焊線之一實質直線部,係在該自由端以及該彎曲部之間沿著該軸線延伸。
- 如申請專利範圍第1項所述之微電子結構,更包含複數個導電金屬塊,係接合該複數條焊線之該複數個第二部分,以及接觸該柔性材料層之該第三表面。
- 如申請專利範圍第9項所述之微電子結構,其中該複數個導電金屬塊中的至少一個係各自封裝一焊線之至少一些該第二部分。
- 如申請專利範圍第9項所述之微電子結構,其中該複數個導電金屬塊係藉由回焊將該複數條焊線之該複數個第二部分與複數個外部導電零件相接合。
- 如申請專利範圍第1項所述之微電子結構,其中:該半導體晶粒係為一具有一第一區以及環繞該第一區之一第二區的一第一半導體晶粒;該第一半導體晶粒之該複數個導電元件係在該第二區內;該微電子結構進一步包含一第二半導體晶粒,係設置在該第一區內的該第一半導體晶粒上,該第二半導體晶粒係電性連接該第一半導體晶粒之至少一些導電元件;以及 該柔性材料層係覆蓋該第二半導體晶粒。
- 如申請專利範圍第1項所述之微電子結構,其中:該半導體晶粒係為一具有一第一區以及環繞該第一區之一第二區的一第一半導體晶粒;該第一半導體晶粒之該複數個導電元件係在該第二區內;該微電子結構進一步包含一第二半導體晶粒,該第二半導體晶粒係設置在該第一區內的該第一半導體晶粒上,且具有相背對的一第一表面以及一第二表面、以及一群組之複數個導電元件,該複數個導電元件係位在背對該第一半導體晶粒之該第一表面的該第一表面上,其中複數條額外焊線具有複數個底座,係各自接合到該第二半導體晶粒之該複數個導電元件中的其中一個,該複數條額外焊線進一步具有遠離該複數個底座的複數個自由端,該複數個自由端係遠離該第二半導體晶粒之該第一表面以及該複數個底座,並包含複數個該端表面,該複數條焊線係定義在該複數個底座以及該複數個端表面之間延伸的複數個邊緣表面;以及該柔性材料層係進一步位在該複數條額外焊線之該複數個底座外部的該第二半導體晶粒之該第一表面上並延伸而出,且該柔性材料層係進一步沿著該複數條額外焊線之該複數個邊緣表面之複數個第一部分延伸,其中該複數條額外焊線之複數個第二部分係由該複數個端表面以及從該複數個端表面延伸出的該複數個邊緣表面之複數個部分所定義,該複數個部分係未被在該第三表面上的該柔性材料層所覆蓋且延伸遠離該第三表面上的該柔性材料層。
- 一種微電子封裝件,包含:一微電子元件,包含一第一半導體晶粒,係具有相背對的一第一表面以及一第二表面、以及在該第一表面上的一群組(Plurality)的複數個導電元件;複數條焊線,具有複數個底座,各自接合在該第一表面上的該複數個導電元件,以及具有複數個端表面,該複數個端表面係遠離一基板以及該複數個底座,每一該複數條焊線係從該底座延伸至該端表面;以及一柔性材料層(Compliant Material Layer),係覆蓋該基板之該第一表面的第一部分上並從而延伸,並填充於該複數條焊線之該複數個第一部分之間的複數個空間,使得該複數條焊線之該複數個第一部分係藉由該柔性材料層而彼此相分離,該柔性材料層具有背對該基板之該第一表面的一第三表面,其中該複數條焊線之複數個第二部分係遠離該第三表面而延伸,該複數個第二部分係包含該複數個複數條焊線之該複數個自由端;其中該基板係具有一第四表面以及在該第四表面上暴露的一群組之複數個端子;其中該微電子元件係安裝於該基板上,且該第三表面係面向該第四表面,該複數條焊線之至少一些之該複數個第二部分係各自與該複數個端子接合。
- 如申請專利範圍第14項所述之微電子封裝件,其中該複數條焊線之該複數個第二部分係藉由複數個導電金屬塊,電性地以及機械性地與該複數個端子相接合。
- 如申請專利範圍第14項所述之微電子封裝件,更包含一成型介電層(Molded Dielectric Layer),係形成在該基板之該第四表面之至少一部分上,並從而延伸,藉此沿著該微電子元件之至少一部分延伸。
- 如申請專利範圍第16項微電子封裝件,其中該成型介電層之該楊氏模數係大於該柔性材料層之該楊氏模數。
- 如申請專利範圍第14項所述之微電子封裝件,其中該柔性材料層具有低於2.5GPa的楊氏模數。
- 如申請專利範圍第14項所述之微電子封裝件,其中該複數條焊線係進一步定義在該複數個底座以及該複數個端表面之間延伸的複數個邊緣表面,而其中該柔性材料層係沿著該複數條焊線之至少鄰近該底座之邊緣表面之複數個部分,且在該複數條焊線之該複數個第一部分內延伸。
- 如申請專利範圍第19項所述之微電子封裝件,其中從該端表面延伸出的該複數條焊線之該複數個邊緣表面之複數個部分在該第三表面上係不被該柔性材料層之全部周長覆蓋。
- 一種製造微電子結構的方法,包含:在一半導體晶粒上形成複數條焊線,該半導體晶粒具有相背對的一第一表面以及一第二表面、以及在該第一表面的一群組之複數個導電元件,所形成之該複數條焊線係具有複數個底座,以分別接合到該複數個導電元件,且該複數條焊線具有遠離基板以及該複數個底座的複數個端表面,該複數條焊線之複數個邊緣表面係在該複數個底座以及該複數個端表面之間延伸;以及形成一柔性材料層覆蓋於該複數條焊線之該複數個底座外部的該半導體晶粒之該第一表面上並從而延伸出,所形成之該柔性材料層係進一步沿著該複數條焊線之複數個第一部分之該複數個邊緣表面之複數個部分延伸,以填充該複數條焊線之該複數個第一部分之間的複數個空間,藉此將該複數條焊線之該複數個第一部分相分離,其中該柔性材料層係進一步形成具有背對該基板之該第一表面的一第三表面,且該複數條焊線之複數個第二部分係延伸遠離該第三表面,該複數個第二部分係包含該複數條焊線之該複數個自由端。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/027,571 US20150076714A1 (en) | 2013-09-16 | 2013-09-16 | Microelectronic element with bond elements to encapsulation surface |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201521160A true TW201521160A (zh) | 2015-06-01 |
TWI540693B TWI540693B (zh) | 2016-07-01 |
Family
ID=51627374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103131875A TWI540693B (zh) | 2013-09-16 | 2014-09-15 | 封裝表面具接合元件的微電子元件 |
Country Status (4)
Country | Link |
---|---|
US (2) | US20150076714A1 (zh) |
KR (1) | KR20160057421A (zh) |
TW (1) | TWI540693B (zh) |
WO (1) | WO2015039043A2 (zh) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2485579A4 (en) * | 2009-10-07 | 2014-12-17 | Rain Bird Corp | IRRIGATION CONTROL ON VOLUME BUDGET BASE |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
KR101128063B1 (ko) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9379078B2 (en) * | 2013-11-07 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D die stacking structure with fine pitches |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9165904B1 (en) * | 2014-06-17 | 2015-10-20 | Freescale Semiconductor, Inc. | Insulated wire bonding with EFO before second bond |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US10685943B2 (en) * | 2015-05-14 | 2020-06-16 | Mediatek Inc. | Semiconductor chip package with resilient conductive paste post and fabrication method thereof |
US9646946B2 (en) | 2015-10-07 | 2017-05-09 | Invensas Corporation | Fan-out wafer-level packaging using metal foil lamination |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) * | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
IT201700055983A1 (it) | 2017-05-23 | 2018-11-23 | St Microelectronics Srl | Procedimento per produrre dispositivi a semiconduttore, dispositivo a semiconduttore e circuito corrispondenti |
US10366967B2 (en) | 2017-07-24 | 2019-07-30 | Cerebras Systems Inc. | Apparatus and method for multi-die interconnection |
WO2019022942A1 (en) | 2017-07-24 | 2019-01-31 | Cerebras Systems Inc. | APPARATUS AND METHOD FOR FIXING SUBSTRATES WITH VARIABLE THERMAL EXPANSION COEFFICIENTS |
WO2019040273A1 (en) | 2017-08-24 | 2019-02-28 | Cerebras Systems Inc. | APPARATUS AND METHOD FOR FIXING COMPONENTS OF AN INTEGRATED CIRCUIT |
US11611157B2 (en) * | 2018-06-18 | 2023-03-21 | Du Pont China Limited | Flexible electrically conductive pastes and devices made therewith |
US11145530B2 (en) | 2019-11-08 | 2021-10-12 | Cerebras Systems Inc. | System and method for alignment of an integrated circuit |
CN113130408A (zh) | 2019-12-31 | 2021-07-16 | 奥特斯奥地利科技与系统技术有限公司 | 部件承载件及制造部件承载件的方法 |
US11171103B2 (en) | 2020-01-06 | 2021-11-09 | International Business Machines Corporation | Solder ball dimension management |
CN116373209A (zh) * | 2023-06-05 | 2023-07-04 | 宁波中车时代传感技术有限公司 | 一种塑封电流检测装置的制作方法及塑封电流检测装置 |
Family Cites Families (769)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2230663A (en) | 1940-01-18 | 1941-02-04 | Alden Milton | Electric contact and wire assembly mechanism |
DE1439262B2 (de) | 1963-07-23 | 1972-03-30 | Siemens AG, 1000 Berlin u. 8000 München | Verfahren zum kontaktieren von halbleiterbauelementen durch thermokompression |
US3358897A (en) | 1964-03-31 | 1967-12-19 | Tempress Res Co | Electric lead wire bonding tools |
US3430835A (en) | 1966-06-07 | 1969-03-04 | Westinghouse Electric Corp | Wire bonding apparatus for microelectronic components |
US3623649A (en) | 1969-06-09 | 1971-11-30 | Gen Motors Corp | Wedge bonding tool for the attachment of semiconductor leads |
DE2119567C2 (de) | 1970-05-05 | 1983-07-14 | International Computers Ltd., London | Elektrische Verbindungsvorrichtung und Verfahren zu ihrer Herstellung |
DE2228703A1 (de) | 1972-06-13 | 1974-01-10 | Licentia Gmbh | Verfahren zum herstellen einer vorgegebenen lotschichtstaerke bei der fertigung von halbleiterbauelementen |
JPS5150661A (zh) | 1974-10-30 | 1976-05-04 | Hitachi Ltd | |
US4072816A (en) | 1976-12-13 | 1978-02-07 | International Business Machines Corporation | Integrated circuit package |
US4067104A (en) | 1977-02-24 | 1978-01-10 | Rockwell International Corporation | Method of fabricating an array of flexible metallic interconnects for coupling microelectronics components |
US4213556A (en) | 1978-10-02 | 1980-07-22 | General Motors Corporation | Method and apparatus to detect automatic wire bonder failure |
US4327860A (en) | 1980-01-03 | 1982-05-04 | Kulicke And Soffa Ind. Inc. | Method of making slack free wire interconnections |
US4422568A (en) | 1981-01-12 | 1983-12-27 | Kulicke And Soffa Industries, Inc. | Method of making constant bonding wire tail lengths |
US4437604A (en) | 1982-03-15 | 1984-03-20 | Kulicke & Soffa Industries, Inc. | Method of making fine wire interconnections |
JPS59189069A (ja) | 1983-04-12 | 1984-10-26 | Alps Electric Co Ltd | 電気部品の端子のハンダ塗布装置 |
JPS61125062A (ja) | 1984-11-22 | 1986-06-12 | Hitachi Ltd | ピン取付け方法およびピン取付け装置 |
US4667267A (en) | 1985-01-22 | 1987-05-19 | Rogers Corporation | Decoupling capacitor for pin grid array package |
US4604644A (en) | 1985-01-28 | 1986-08-05 | International Business Machines Corporation | Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making |
US4642889A (en) | 1985-04-29 | 1987-02-17 | Amp Incorporated | Compliant interconnection and method therefor |
JPS61269345A (ja) | 1985-05-24 | 1986-11-28 | Hitachi Ltd | 半導体装置 |
US5476211A (en) | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
US5917707A (en) | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US4716049A (en) | 1985-12-20 | 1987-12-29 | Hughes Aircraft Company | Compressive pedestal for microminiature connections |
US4924353A (en) | 1985-12-20 | 1990-05-08 | Hughes Aircraft Company | Connector system for coupling to an integrated circuit chip |
JPS62158338A (ja) | 1985-12-28 | 1987-07-14 | Tanaka Denshi Kogyo Kk | 半導体装置 |
US4793814A (en) | 1986-07-21 | 1988-12-27 | Rogers Corporation | Electrical circuit board interconnect |
US4695870A (en) | 1986-03-27 | 1987-09-22 | Hughes Aircraft Company | Inverted chip carrier |
JPS62226307A (ja) | 1986-03-28 | 1987-10-05 | Toshiba Corp | ロボツト装置 |
US4771930A (en) | 1986-06-30 | 1988-09-20 | Kulicke And Soffa Industries Inc. | Apparatus for supplying uniform tail lengths |
JPS6397941A (ja) | 1986-10-14 | 1988-04-28 | Fuji Photo Film Co Ltd | 感光材料 |
US4955523A (en) * | 1986-12-17 | 1990-09-11 | Raychem Corporation | Interconnection of electronic components |
DE3703694A1 (de) | 1987-02-06 | 1988-08-18 | Dynapert Delvotec Gmbh | Ball-bondverfahren und vorrichtung zur durchfuehrung derselben |
JP2642359B2 (ja) | 1987-09-11 | 1997-08-20 | 株式会社日立製作所 | 半導体装置 |
KR970003915B1 (ko) | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | 반도체 기억장치 및 그것을 사용한 반도체 메모리 모듈 |
US5138438A (en) | 1987-06-24 | 1992-08-11 | Akita Electronics Co. Ltd. | Lead connections means for stacked tab packaged IC chips |
JPS6412769A (en) | 1987-07-07 | 1989-01-17 | Sony Corp | Correction circuit for image distortion |
US4804132A (en) | 1987-08-28 | 1989-02-14 | Difrancesco Louis | Method for cold bonding |
US4845354A (en) | 1988-03-08 | 1989-07-04 | International Business Machines Corporation | Process control for laser wire bonding |
JPH01313969A (ja) | 1988-06-13 | 1989-12-19 | Hitachi Ltd | 半導体装置 |
US4998885A (en) | 1989-10-27 | 1991-03-12 | International Business Machines Corporation | Elastomeric area array interposer |
US5077598A (en) | 1989-11-08 | 1991-12-31 | Hewlett-Packard Company | Strain relief flip-chip integrated circuit assembly with test fixturing |
US5095187A (en) | 1989-12-20 | 1992-03-10 | Raychem Corporation | Weakening wire supplied through a wire bonder |
CA2034703A1 (en) | 1990-01-23 | 1991-07-24 | Masanori Nishiguchi | Substrate for packaging a semiconductor device |
AU637874B2 (en) | 1990-01-23 | 1993-06-10 | Sumitomo Electric Industries, Ltd. | Substrate for packaging a semiconductor device |
US5948533A (en) | 1990-02-09 | 1999-09-07 | Ormet Corporation | Vertically interconnected electronic assemblies and compositions useful therefor |
US5376403A (en) | 1990-02-09 | 1994-12-27 | Capote; Miguel A. | Electrically conductive compositions and methods for the preparation and use thereof |
US5083697A (en) | 1990-02-14 | 1992-01-28 | Difrancesco Louis | Particle-enhanced joining of metal surfaces |
US4975079A (en) | 1990-02-23 | 1990-12-04 | International Business Machines Corp. | Connector assembly for chip testing |
US4999472A (en) | 1990-03-12 | 1991-03-12 | Neinast James E | Electric arc system for ablating a surface coating |
US5241456A (en) | 1990-07-02 | 1993-08-31 | General Electric Company | Compact high density interconnect structure |
US5148265A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5679977A (en) | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
US5148266A (en) | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5067382A (en) | 1990-11-02 | 1991-11-26 | Cray Computer Corporation | Method and apparatus for notching a lead wire attached to an IC chip to facilitate severing the wire |
KR940001149B1 (ko) | 1991-04-16 | 1994-02-14 | 삼성전자 주식회사 | 반도체 장치의 칩 본딩 방법 |
JPH04346436A (ja) | 1991-05-24 | 1992-12-02 | Fujitsu Ltd | バンプ製造方法とバンプ製造装置 |
US5316788A (en) | 1991-07-26 | 1994-05-31 | International Business Machines Corporation | Applying solder to high density substrates |
US5133495A (en) | 1991-08-12 | 1992-07-28 | International Business Machines Corporation | Method of bonding flexible circuit to circuitized substrate to provide electrical connection therebetween |
US5203075A (en) | 1991-08-12 | 1993-04-20 | Inernational Business Machines | Method of bonding flexible circuit to cicuitized substrate to provide electrical connection therebetween using different solders |
WO1993004375A1 (en) | 1991-08-23 | 1993-03-04 | Nchip, Inc. | Burn-in technologies for unpackaged integrated circuits |
US5220489A (en) | 1991-10-11 | 1993-06-15 | Motorola, Inc. | Multicomponent integrated circuit package |
US5238173A (en) | 1991-12-04 | 1993-08-24 | Kaijo Corporation | Wire bonding misattachment detection apparatus and that detection method in a wire bonder |
JP2931936B2 (ja) | 1992-01-17 | 1999-08-09 | 株式会社日立製作所 | 半導体装置用リードフレームの製造方法及び半導体装置用リードフレーム並びに樹脂封止型半導体装置 |
US5241454A (en) | 1992-01-22 | 1993-08-31 | International Business Machines Corporation | Mutlilayered flexible circuit package |
US5831836A (en) | 1992-01-30 | 1998-11-03 | Lsi Logic | Power plane for semiconductor device |
US5222014A (en) | 1992-03-02 | 1993-06-22 | Motorola, Inc. | Three-dimensional multi-chip pad array carrier |
US5438224A (en) | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
US5494667A (en) | 1992-06-04 | 1996-02-27 | Kabushiki Kaisha Hayahibara | Topically applied hair restorer containing pine extract |
US5977618A (en) | 1992-07-24 | 1999-11-02 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US6054756A (en) | 1992-07-24 | 2000-04-25 | Tessera, Inc. | Connection components with frangible leads and bus |
AU4782293A (en) | 1992-07-24 | 1994-02-14 | Tessera, Inc. | Semiconductor connection components and methods with releasable lead support |
US20050062492A1 (en) | 2001-08-03 | 2005-03-24 | Beaman Brian Samuel | High density integrated circuit apparatus, test probe and methods of use thereof |
US5371654A (en) | 1992-10-19 | 1994-12-06 | International Business Machines Corporation | Three dimensional high performance interconnection package |
US6295729B1 (en) | 1992-10-19 | 2001-10-02 | International Business Machines Corporation | Angled flying lead wire bonding process |
JP2716336B2 (ja) | 1993-03-10 | 1998-02-18 | 日本電気株式会社 | 集積回路装置 |
JPH06268101A (ja) | 1993-03-17 | 1994-09-22 | Hitachi Ltd | 半導体装置及びその製造方法、電子装置、リ−ドフレ−ム並びに実装基板 |
US5340771A (en) | 1993-03-18 | 1994-08-23 | Lsi Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
US7368924B2 (en) | 1993-04-30 | 2008-05-06 | International Business Machines Corporation | Probe structure having a plurality of discrete insulated probe tips projecting from a support surface, apparatus for use thereof and methods of fabrication thereof |
US20030048108A1 (en) | 1993-04-30 | 2003-03-13 | Beaman Brian Samuel | Structural design and processes to control probe position accuracy in a wafer test probe assembly |
US5811982A (en) | 1995-11-27 | 1998-09-22 | International Business Machines Corporation | High density cantilevered probe for electronic devices |
JPH06333931A (ja) | 1993-05-20 | 1994-12-02 | Nippondenso Co Ltd | 半導体装置における微細電極の製造方法 |
JP2981385B2 (ja) | 1993-09-06 | 1999-11-22 | シャープ株式会社 | チップ部品型ledの構造及びその製造方法 |
US5346118A (en) | 1993-09-28 | 1994-09-13 | At&T Bell Laboratories | Surface mount solder assembly of leadless integrated circuit packages to substrates |
US6741085B1 (en) | 1993-11-16 | 2004-05-25 | Formfactor, Inc. | Contact carriers (tiles) for populating larger substrates with spring contacts |
US6835898B2 (en) | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US5455390A (en) | 1994-02-01 | 1995-10-03 | Tessera, Inc. | Microelectronics unit mounting with multiple lead bonding |
EP1213754A3 (en) | 1994-03-18 | 2005-05-25 | Hitachi Chemical Co., Ltd. | Fabrication process of semiconductor package and semiconductor package |
US5578869A (en) | 1994-03-29 | 1996-11-26 | Olin Corporation | Components for housing an integrated circuit device |
US5802699A (en) | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US5615824A (en) | 1994-06-07 | 1997-04-01 | Tessera, Inc. | Soldering with resilient contacts |
JPH07335783A (ja) | 1994-06-13 | 1995-12-22 | Fujitsu Ltd | 半導体装置及び半導体装置ユニット |
US5468995A (en) | 1994-07-05 | 1995-11-21 | Motorola, Inc. | Semiconductor device having compliant columnar electrical connections |
US6117694A (en) | 1994-07-07 | 2000-09-12 | Tessera, Inc. | Flexible lead structures and methods of making same |
US6828668B2 (en) | 1994-07-07 | 2004-12-07 | Tessera, Inc. | Flexible lead structures and methods of making same |
US5518964A (en) | 1994-07-07 | 1996-05-21 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation and bonding |
US5688716A (en) | 1994-07-07 | 1997-11-18 | Tessera, Inc. | Fan-out semiconductor chip assembly |
US5989936A (en) | 1994-07-07 | 1999-11-23 | Tessera, Inc. | Microelectronic assembly fabrication with terminal formation from a conductive layer |
US6177636B1 (en) | 1994-12-29 | 2001-01-23 | Tessera, Inc. | Connection components with posts |
US5656550A (en) | 1994-08-24 | 1997-08-12 | Fujitsu Limited | Method of producing a semicondutor device having a lead portion with outer connecting terminal |
US5659952A (en) | 1994-09-20 | 1997-08-26 | Tessera, Inc. | Method of fabricating compliant interface for semiconductor chip |
US5541567A (en) | 1994-10-17 | 1996-07-30 | International Business Machines Corporation | Coaxial vias in an electronic substrate |
US5495667A (en) | 1994-11-07 | 1996-03-05 | Micron Technology, Inc. | Method for forming contact pins for semiconductor dice and interconnects |
US6826827B1 (en) | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
US5736074A (en) | 1995-06-30 | 1998-04-07 | Micro Fab Technologies, Inc. | Manufacture of coated spheres |
US5971253A (en) | 1995-07-31 | 1999-10-26 | Tessera, Inc. | Microelectronic component mounting with deformable shell terminals |
US5872051A (en) | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
US5874781A (en) | 1995-08-16 | 1999-02-23 | Micron Technology, Inc. | Angularly offset stacked die multichip device and method of manufacture |
US5886412A (en) | 1995-08-16 | 1999-03-23 | Micron Technology, Inc. | Angularly offset and recessed stacked die multichip device |
US5810609A (en) | 1995-08-28 | 1998-09-22 | Tessera, Inc. | Socket for engaging bump leads on a microelectronic device and methods therefor |
US5766987A (en) | 1995-09-22 | 1998-06-16 | Tessera, Inc. | Microelectronic encapsulation methods and equipment |
US6211572B1 (en) | 1995-10-31 | 2001-04-03 | Tessera, Inc. | Semiconductor chip package with fan-in leads |
JPH09134934A (ja) | 1995-11-07 | 1997-05-20 | Sumitomo Metal Ind Ltd | 半導体パッケージ及び半導体装置 |
JP3332308B2 (ja) | 1995-11-07 | 2002-10-07 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
US5718361A (en) | 1995-11-21 | 1998-02-17 | International Business Machines Corporation | Apparatus and method for forming mold for metallic material |
US5731709A (en) | 1996-01-26 | 1998-03-24 | Motorola, Inc. | Method for testing a ball grid array semiconductor device and a device for such testing |
US7166495B2 (en) | 1996-02-20 | 2007-01-23 | Micron Technology, Inc. | Method of fabricating a multi-die semiconductor package assembly |
US5994152A (en) | 1996-02-21 | 1999-11-30 | Formfactor, Inc. | Fabricating interconnects and tips using sacrificial substrates |
JP3146345B2 (ja) * | 1996-03-11 | 2001-03-12 | アムコー テクノロジー コリア インコーポレーティド | バンプチップスケール半導体パッケージのバンプ形成方法 |
US6000126A (en) | 1996-03-29 | 1999-12-14 | General Dynamics Information Systems, Inc. | Method and apparatus for connecting area grid arrays to printed wire board |
US6821821B2 (en) | 1996-04-18 | 2004-11-23 | Tessera, Inc. | Methods for manufacturing resistors using a sacrificial layer |
DE19618227A1 (de) | 1996-05-07 | 1997-11-13 | Herbert Streckfus Gmbh | Verfahren und Vorrichtung zum Verlöten von elektronischen Bauelementen auf einer Leiterplatte |
KR100186333B1 (ko) | 1996-06-20 | 1999-03-20 | 문정환 | 칩 사이즈 반도체 패키지 및 그 제조방법 |
JP3537447B2 (ja) | 1996-10-29 | 2004-06-14 | トル‐シ・テクノロジーズ・インコーポレイテッド | 集積回路及びその製造方法 |
JPH10135220A (ja) | 1996-10-29 | 1998-05-22 | Taiyo Yuden Co Ltd | バンプ形成方法 |
JPH10135221A (ja) | 1996-10-29 | 1998-05-22 | Taiyo Yuden Co Ltd | バンプ形成方法 |
US6492719B2 (en) | 1999-07-30 | 2002-12-10 | Hitachi, Ltd. | Semiconductor device |
US5976913A (en) | 1996-12-12 | 1999-11-02 | Tessera, Inc. | Microelectronic mounting with multiple lead deformation using restraining straps |
US6225688B1 (en) | 1997-12-11 | 2001-05-01 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
US6054337A (en) | 1996-12-13 | 2000-04-25 | Tessera, Inc. | Method of making a compliant multichip package |
US6121676A (en) | 1996-12-13 | 2000-09-19 | Tessera, Inc. | Stacked microelectronic assembly and method therefor |
US6133072A (en) | 1996-12-13 | 2000-10-17 | Tessera, Inc. | Microelectronic connector with planar elastomer sockets |
US5736785A (en) | 1996-12-20 | 1998-04-07 | Industrial Technology Research Institute | Semiconductor package for improving the capability of spreading heat |
JP3400279B2 (ja) | 1997-01-13 | 2003-04-28 | 株式会社新川 | バンプ形成方法 |
US5898991A (en) | 1997-01-16 | 1999-05-04 | International Business Machines Corporation | Methods of fabrication of coaxial vias and magnetic devices |
US5839191A (en) | 1997-01-24 | 1998-11-24 | Unisys Corporation | Vibrating template method of placing solder balls on the I/O pads of an integrated circuit package |
JPH1118364A (ja) | 1997-06-27 | 1999-01-22 | Matsushita Electric Ind Co Ltd | キャプスタンモータ |
EP1030369B1 (en) | 1997-08-19 | 2007-12-12 | Hitachi, Ltd. | Multichip module structure and method for manufacturing the same |
CA2213590C (en) | 1997-08-21 | 2006-11-07 | Keith C. Carroll | Flexible circuit connector and method of making same |
JP3859318B2 (ja) | 1997-08-29 | 2006-12-20 | シチズン電子株式会社 | 電子回路のパッケージ方法 |
US6525414B2 (en) | 1997-09-16 | 2003-02-25 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device including a wiring board and semiconductor elements mounted thereon |
JP3937265B2 (ja) | 1997-09-29 | 2007-06-27 | エルピーダメモリ株式会社 | 半導体装置 |
JP3262531B2 (ja) | 1997-10-02 | 2002-03-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 曲げられたフライング・リード・ワイヤ・ボンデイング・プロセス |
JP2978861B2 (ja) | 1997-10-28 | 1999-11-15 | 九州日本電気株式会社 | モールドbga型半導体装置及びその製造方法 |
US6038136A (en) | 1997-10-29 | 2000-03-14 | Hestia Technologies, Inc. | Chip package with molded underfill |
JP3393800B2 (ja) | 1997-11-05 | 2003-04-07 | 新光電気工業株式会社 | 半導体装置の製造方法 |
JPH11219984A (ja) | 1997-11-06 | 1999-08-10 | Sharp Corp | 半導体装置パッケージおよびその製造方法ならびにそのための回路基板 |
US6222136B1 (en) | 1997-11-12 | 2001-04-24 | International Business Machines Corporation | Printed circuit board with continuous connective bumps |
US6038133A (en) | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
US6002168A (en) | 1997-11-25 | 1999-12-14 | Tessera, Inc. | Microelectronic component with rigid interposer |
JPH11163022A (ja) | 1997-11-28 | 1999-06-18 | Sony Corp | 半導体装置、その製造方法及び電子機器 |
US6124546A (en) | 1997-12-03 | 2000-09-26 | Advanced Micro Devices, Inc. | Integrated circuit chip package and method of making the same |
US6260264B1 (en) | 1997-12-08 | 2001-07-17 | 3M Innovative Properties Company | Methods for making z-axis electrical connections |
US6052287A (en) | 1997-12-09 | 2000-04-18 | Sandia Corporation | Silicon ball grid array chip carrier |
US5973391A (en) | 1997-12-11 | 1999-10-26 | Read-Rite Corporation | Interposer with embedded circuitry and method for using the same to package microelectronic units |
JPH11220082A (ja) | 1998-02-03 | 1999-08-10 | Oki Electric Ind Co Ltd | 半導体装置 |
JP3536650B2 (ja) | 1998-02-27 | 2004-06-14 | 富士ゼロックス株式会社 | バンプ形成方法および装置 |
JPH11260856A (ja) | 1998-03-11 | 1999-09-24 | Matsushita Electron Corp | 半導体装置及びその製造方法並びに半導体装置の実装構造 |
US5933713A (en) | 1998-04-06 | 1999-08-03 | Micron Technology, Inc. | Method of forming overmolded chip scale package and resulting product |
US6222276B1 (en) | 1998-04-07 | 2001-04-24 | International Business Machines Corporation | Through-chip conductors for low inductance chip-to-chip integration and off-chip connections |
KR100260997B1 (ko) | 1998-04-08 | 2000-07-01 | 마이클 디. 오브라이언 | 반도체패키지 |
US6329224B1 (en) | 1998-04-28 | 2001-12-11 | Tessera, Inc. | Encapsulation of microelectronic assemblies |
US6180881B1 (en) | 1998-05-05 | 2001-01-30 | Harlan Ruben Isaak | Chip stack and method of making same |
JPH11330134A (ja) | 1998-05-12 | 1999-11-30 | Hitachi Ltd | ワイヤボンディング方法およびその装置並びに半導体装置 |
KR100266693B1 (ko) | 1998-05-30 | 2000-09-15 | 김영환 | 적층가능한 비지에이 반도체 칩 패키지 및 그 제조방법 |
KR100265563B1 (ko) | 1998-06-29 | 2000-09-15 | 김영환 | 볼 그리드 어레이 패키지 및 그의 제조 방법 |
US6414391B1 (en) | 1998-06-30 | 2002-07-02 | Micron Technology, Inc. | Module assembly for stacked BGA packages with a common bus bar in the assembly |
US6164523A (en) | 1998-07-01 | 2000-12-26 | Semiconductor Components Industries, Llc | Electronic component and method of manufacture |
US5854507A (en) | 1998-07-21 | 1998-12-29 | Hewlett-Packard Company | Multiple chip assembly |
US6399426B1 (en) | 1998-07-21 | 2002-06-04 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
US6515355B1 (en) | 1998-09-02 | 2003-02-04 | Micron Technology, Inc. | Passivation layer for packaged integrated circuits |
JP2000091383A (ja) | 1998-09-07 | 2000-03-31 | Ngk Spark Plug Co Ltd | 配線基板 |
US6194250B1 (en) | 1998-09-14 | 2001-02-27 | Motorola, Inc. | Low-profile microelectronic package |
US6158647A (en) | 1998-09-29 | 2000-12-12 | Micron Technology, Inc. | Concave face wire bond capillary |
US6684007B2 (en) | 1998-10-09 | 2004-01-27 | Fujitsu Limited | Optical coupling structures and the fabrication processes |
JP2000311915A (ja) | 1998-10-14 | 2000-11-07 | Texas Instr Inc <Ti> | 半導体デバイス及びボンディング方法 |
JP3407275B2 (ja) | 1998-10-28 | 2003-05-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | バンプ及びその形成方法 |
US6332270B2 (en) | 1998-11-23 | 2001-12-25 | International Business Machines Corporation | Method of making high density integral test probe |
US6255126B1 (en) | 1998-12-02 | 2001-07-03 | Formfactor, Inc. | Lithographic contact elements |
EP1156520A4 (en) | 1999-01-29 | 2004-08-25 | Matsushita Electric Ind Co Ltd | METHOD AND DEVICE FOR MOUNTING ELECTRONIC PARTS |
US6206273B1 (en) | 1999-02-17 | 2001-03-27 | International Business Machines Corporation | Structures and processes to create a desired probetip contact geometry on a wafer test probe |
KR100319609B1 (ko) | 1999-03-09 | 2002-01-05 | 김영환 | 와이어 어래이드 칩 사이즈 패키지 및 그 제조방법 |
US6177729B1 (en) | 1999-04-03 | 2001-01-23 | International Business Machines Corporation | Rolling ball connector |
US6211574B1 (en) | 1999-04-16 | 2001-04-03 | Advanced Semiconductor Engineering Inc. | Semiconductor package with wire protection and method therefor |
JP2000323516A (ja) | 1999-05-14 | 2000-11-24 | Fujitsu Ltd | 配線基板の製造方法及び配線基板及び半導体装置 |
US6376769B1 (en) | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
US6258625B1 (en) | 1999-05-18 | 2001-07-10 | International Business Machines Corporation | Method of interconnecting electronic components using a plurality of conductive studs |
JP3398721B2 (ja) | 1999-05-20 | 2003-04-21 | アムコー テクノロジー コリア インコーポレーティド | 半導体パッケージ及びその製造方法 |
US6238949B1 (en) | 1999-06-18 | 2001-05-29 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
JP4367730B2 (ja) | 1999-06-25 | 2009-11-18 | 株式会社エンプラス | Icソケット及び該icソケットのバネ手段 |
US6228687B1 (en) | 1999-06-28 | 2001-05-08 | Micron Technology, Inc. | Wafer-level package and methods of fabricating |
TW417839U (en) | 1999-07-30 | 2001-01-01 | Shen Ming Tung | Stacked memory module structure and multi-layered stacked memory module structure using the same |
US6168965B1 (en) | 1999-08-12 | 2001-01-02 | Tower Semiconductor Ltd. | Method for making backside illuminated image sensor |
JP4526651B2 (ja) * | 1999-08-12 | 2010-08-18 | 富士通セミコンダクター株式会社 | 半導体装置 |
JP2010192928A (ja) | 1999-08-12 | 2010-09-02 | Fujitsu Semiconductor Ltd | 半導体装置及びその製造方法 |
EP2079291B1 (en) | 1999-09-02 | 2013-06-19 | Ibiden Co., Ltd. | Printed circuit board and method of manufacturing printed circuit board |
US6867499B1 (en) | 1999-09-30 | 2005-03-15 | Skyworks Solutions, Inc. | Semiconductor packaging |
JP3513444B2 (ja) | 1999-10-20 | 2004-03-31 | 株式会社新川 | ピン状ワイヤ等の形成方法 |
JP2001127246A (ja) | 1999-10-29 | 2001-05-11 | Fujitsu Ltd | 半導体装置 |
US6362525B1 (en) | 1999-11-09 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit structure including a passive element formed within a grid array substrate and method for making the same |
JP3619410B2 (ja) | 1999-11-18 | 2005-02-09 | 株式会社ルネサステクノロジ | バンプ形成方法およびそのシステム |
JP3798597B2 (ja) | 1999-11-30 | 2006-07-19 | 富士通株式会社 | 半導体装置 |
JP3566156B2 (ja) | 1999-12-02 | 2004-09-15 | 株式会社新川 | ピン状ワイヤ等の形成方法 |
KR100426494B1 (ko) | 1999-12-20 | 2004-04-13 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 이것의 제조방법 |
US6790757B1 (en) | 1999-12-20 | 2004-09-14 | Agere Systems Inc. | Wire bonding method for copper interconnects in semiconductor devices |
KR20010061849A (ko) | 1999-12-29 | 2001-07-07 | 박종섭 | 웨이퍼 레벨 패키지 |
JP2001196407A (ja) | 2000-01-14 | 2001-07-19 | Seiko Instruments Inc | 半導体装置および半導体装置の形成方法 |
US6710454B1 (en) | 2000-02-16 | 2004-03-23 | Micron Technology, Inc. | Adhesive layer for an electronic apparatus having multiple semiconductor devices |
JP2001319992A (ja) | 2000-02-28 | 2001-11-16 | Shinko Electric Ind Co Ltd | 配線基板、半導体装置及びそれらの製造方法 |
JP2001339011A (ja) | 2000-03-24 | 2001-12-07 | Shinko Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP3980807B2 (ja) | 2000-03-27 | 2007-09-26 | 株式会社東芝 | 半導体装置及び半導体モジュール |
JP2001274196A (ja) | 2000-03-28 | 2001-10-05 | Rohm Co Ltd | 半導体装置 |
US6581276B2 (en) | 2000-04-04 | 2003-06-24 | Amerasia International Technology, Inc. | Fine-pitch flexible connector, and method for making same |
KR100583491B1 (ko) | 2000-04-07 | 2006-05-24 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지 및 그 제조방법 |
US6578754B1 (en) | 2000-04-27 | 2003-06-17 | Advanpack Solutions Pte. Ltd. | Pillar connections for semiconductor chips and method of manufacture |
US6531335B1 (en) | 2000-04-28 | 2003-03-11 | Micron Technology, Inc. | Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods |
JP2001326236A (ja) | 2000-05-12 | 2001-11-22 | Nec Kyushu Ltd | 半導体装置の製造方法 |
JP2001326304A (ja) | 2000-05-15 | 2001-11-22 | Toshiba Corp | 半導体装置及びその製造方法 |
US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6647310B1 (en) | 2000-05-30 | 2003-11-11 | Advanced Micro Devices, Inc. | Temperature control of an integrated circuit |
US6531784B1 (en) | 2000-06-02 | 2003-03-11 | Amkor Technology, Inc. | Semiconductor package with spacer strips |
US6717245B1 (en) | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
US6395199B1 (en) | 2000-06-07 | 2002-05-28 | Graftech Inc. | Process for providing increased conductivity to a material |
US6560117B2 (en) | 2000-06-28 | 2003-05-06 | Micron Technology, Inc. | Packaged microelectronic die assemblies and methods of manufacture |
US6525413B1 (en) | 2000-07-12 | 2003-02-25 | Micron Technology, Inc. | Die to die connection method and assemblies and packages including dice so connected |
US6476583B2 (en) | 2000-07-21 | 2002-11-05 | Jomahip, Llc | Automatic battery charging system for a battery back-up DC power supply |
JP2002050871A (ja) | 2000-08-02 | 2002-02-15 | Casio Comput Co Ltd | ビルドアップ回路基板およびその製造方法 |
SE517086C2 (sv) | 2000-08-08 | 2002-04-09 | Ericsson Telefon Ab L M | Förfarande för säkring av lodkulor och eventuella komponenter, vilka är fästa på en och samma sida av ett substrat |
US20020020898A1 (en) | 2000-08-16 | 2002-02-21 | Vu Quat T. | Microelectronic substrates with integrated devices |
US6462575B1 (en) | 2000-08-28 | 2002-10-08 | Micron Technology, Inc. | Method and system for wafer level testing and burning-in semiconductor components |
JP2002076250A (ja) | 2000-08-29 | 2002-03-15 | Nec Corp | 半導体装置 |
US6614103B1 (en) | 2000-09-01 | 2003-09-02 | General Electric Company | Plastic packaging of LED arrays |
JP3874062B2 (ja) | 2000-09-05 | 2007-01-31 | セイコーエプソン株式会社 | 半導体装置 |
US6507104B2 (en) | 2000-09-07 | 2003-01-14 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with embedded heat-dissipating device |
US7009297B1 (en) | 2000-10-13 | 2006-03-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with embedded metal particle |
US6423570B1 (en) | 2000-10-18 | 2002-07-23 | Intel Corporation | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby |
JP4505983B2 (ja) | 2000-12-01 | 2010-07-21 | 日本電気株式会社 | 半導体装置 |
JP3798620B2 (ja) | 2000-12-04 | 2006-07-19 | 富士通株式会社 | 半導体装置の製造方法 |
US6734539B2 (en) | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
TW511405B (en) | 2000-12-27 | 2002-11-21 | Matsushita Electric Ind Co Ltd | Device built-in module and manufacturing method thereof |
KR100393102B1 (ko) | 2000-12-29 | 2003-07-31 | 앰코 테크놀로지 코리아 주식회사 | 스택형 반도체패키지 |
AUPR244801A0 (en) | 2001-01-10 | 2001-02-01 | Silverbrook Research Pty Ltd | A method and apparatus (WSM01) |
US6388322B1 (en) | 2001-01-17 | 2002-05-14 | Aralight, Inc. | Article comprising a mechanically compliant bump |
US6653170B1 (en) * | 2001-02-06 | 2003-11-25 | Charles W. C. Lin | Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit |
US6472743B2 (en) | 2001-02-22 | 2002-10-29 | Siliconware Precision Industries, Co., Ltd. | Semiconductor package with heat dissipating structure |
KR100401020B1 (ko) | 2001-03-09 | 2003-10-08 | 앰코 테크놀로지 코리아 주식회사 | 반도체칩의 스택킹 구조 및 이를 이용한 반도체패키지 |
JP2002280414A (ja) | 2001-03-22 | 2002-09-27 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP2002289769A (ja) | 2001-03-26 | 2002-10-04 | Matsushita Electric Ind Co Ltd | 積層型半導体装置およびその製造方法 |
SG108245A1 (en) | 2001-03-30 | 2005-01-28 | Micron Technology Inc | Ball grid array interposer, packages and methods |
US6874910B2 (en) | 2001-04-12 | 2005-04-05 | Matsushita Electric Works, Ltd. | Light source device using LED, and method of producing same |
US7115986B2 (en) | 2001-05-02 | 2006-10-03 | Micron Technology, Inc. | Flexible ball grid array chip scale packages |
US6825552B2 (en) | 2001-05-09 | 2004-11-30 | Tessera, Inc. | Connection components with anisotropic conductive material interconnection |
TW544826B (en) | 2001-05-18 | 2003-08-01 | Nec Electronics Corp | Flip-chip-type semiconductor device and manufacturing method thereof |
US6930256B1 (en) | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
US6900528B2 (en) | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US6754407B2 (en) | 2001-06-26 | 2004-06-22 | Intel Corporation | Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board |
US20030006494A1 (en) | 2001-07-03 | 2003-01-09 | Lee Sang Ho | Thin profile stackable semiconductor package and method for manufacturing |
US6486545B1 (en) | 2001-07-26 | 2002-11-26 | Amkor Technology, Inc. | Pre-drilled ball grid array package |
US6765287B1 (en) | 2001-07-27 | 2004-07-20 | Charles W. C. Lin | Three-dimensional stacked semiconductor package |
US6451626B1 (en) | 2001-07-27 | 2002-09-17 | Charles W.C. Lin | Three-dimensional stacked semiconductor package |
JP4023159B2 (ja) | 2001-07-31 | 2007-12-19 | ソニー株式会社 | 半導体装置の製造方法及び積層半導体装置の製造方法 |
US6550666B2 (en) | 2001-08-21 | 2003-04-22 | Advanpack Solutions Pte Ltd | Method for forming a flip chip on leadframe semiconductor package |
US7605479B2 (en) | 2001-08-22 | 2009-10-20 | Tessera, Inc. | Stacked chip assembly with encapsulant layer |
US7176506B2 (en) | 2001-08-28 | 2007-02-13 | Tessera, Inc. | High frequency chip packages with connecting elements |
SG117395A1 (en) | 2001-08-29 | 2005-12-29 | Micron Technology Inc | Wire bonded microelectronic device assemblies and methods of manufacturing same |
US6864166B1 (en) | 2001-08-29 | 2005-03-08 | Micron Technology, Inc. | Method of manufacturing wire bonded microelectronic device assemblies |
US6787926B2 (en) | 2001-09-05 | 2004-09-07 | Taiwan Semiconductor Manufacturing Co., Ltd | Wire stitch bond on an integrated circuit bond pad and method of making the same |
US20030057544A1 (en) | 2001-09-13 | 2003-03-27 | Nathan Richard J. | Integrated assembly protocol |
US6476506B1 (en) | 2001-09-28 | 2002-11-05 | Motorola, Inc. | Packaged semiconductor with multiple rows of bond pads and method therefor |
AU2002337834A1 (en) | 2001-10-09 | 2003-04-22 | Tessera, Inc. | Stacked packages |
US6977440B2 (en) | 2001-10-09 | 2005-12-20 | Tessera, Inc. | Stacked packages |
JP2003122611A (ja) | 2001-10-11 | 2003-04-25 | Oki Electric Ind Co Ltd | データ提供方法及びサーバ装置 |
JP4257771B2 (ja) | 2001-10-16 | 2009-04-22 | シンジーテック株式会社 | 導電性ブレード |
US20030094666A1 (en) | 2001-11-16 | 2003-05-22 | R-Tec Corporation | Interposer |
JP3875077B2 (ja) | 2001-11-16 | 2007-01-31 | 富士通株式会社 | 電子デバイス及びデバイス接続方法 |
JP2003174124A (ja) | 2001-12-04 | 2003-06-20 | Sainekkusu:Kk | 半導体装置の外部電極形成方法 |
KR100435813B1 (ko) | 2001-12-06 | 2004-06-12 | 삼성전자주식회사 | 금속 바를 이용하는 멀티 칩 패키지와 그 제조 방법 |
JP3507059B2 (ja) | 2002-06-27 | 2004-03-15 | 沖電気工業株式会社 | 積層マルチチップパッケージ |
JP2003197669A (ja) | 2001-12-28 | 2003-07-11 | Seiko Epson Corp | ボンディング方法及びボンディング装置 |
TW584950B (en) | 2001-12-31 | 2004-04-21 | Megic Corp | Chip packaging structure and process thereof |
TW548816B (en) | 2002-01-23 | 2003-08-21 | Via Tech Inc | Formation method of conductor pillar |
JP3935370B2 (ja) | 2002-02-19 | 2007-06-20 | セイコーエプソン株式会社 | バンプ付き半導体素子の製造方法、半導体装置及びその製造方法、回路基板並びに電子機器 |
SG115456A1 (en) | 2002-03-04 | 2005-10-28 | Micron Technology Inc | Semiconductor die packages with recessed interconnecting structures and methods for assembling the same |
US6653723B2 (en) | 2002-03-09 | 2003-11-25 | Fujitsu Limited | System for providing an open-cavity low profile encapsulated semiconductor package |
KR100452819B1 (ko) | 2002-03-18 | 2004-10-15 | 삼성전기주식회사 | 칩 패키지 및 그 제조방법 |
US6979230B2 (en) | 2002-03-20 | 2005-12-27 | Gabe Cherian | Light socket |
JP2003318327A (ja) | 2002-04-22 | 2003-11-07 | Mitsui Chemicals Inc | プリント配線板および積層パッケージ |
US7323767B2 (en) | 2002-04-25 | 2008-01-29 | Micron Technology, Inc. | Standoffs for centralizing internals in packaging process |
US7633765B1 (en) | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
US7078822B2 (en) | 2002-06-25 | 2006-07-18 | Intel Corporation | Microelectronic device interconnects |
US6906415B2 (en) | 2002-06-27 | 2005-06-14 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor devices and methods |
JP4601892B2 (ja) | 2002-07-04 | 2010-12-22 | ラムバス・インコーポレーテッド | 半導体装置および半導体チップのバンプ製造方法 |
JP2004047702A (ja) | 2002-07-11 | 2004-02-12 | Toshiba Corp | 半導体装置積層モジュール |
US6756252B2 (en) | 2002-07-17 | 2004-06-29 | Texas Instrument Incorporated | Multilayer laser trim interconnect method |
US6987032B1 (en) | 2002-07-19 | 2006-01-17 | Asat Ltd. | Ball grid array package and process for manufacturing same |
TW549592U (en) | 2002-08-16 | 2003-08-21 | Via Tech Inc | Integrated circuit package with a balanced-part structure |
WO2004017399A1 (en) | 2002-08-16 | 2004-02-26 | Tessera, Inc. | Microelectronic packages with self-aligning features |
US6740546B2 (en) | 2002-08-21 | 2004-05-25 | Micron Technology, Inc. | Packaged microelectronic devices and methods for assembling microelectronic devices |
US6964881B2 (en) | 2002-08-27 | 2005-11-15 | Micron Technology, Inc. | Multi-chip wafer level system packages and methods of forming same |
JP3765778B2 (ja) | 2002-08-29 | 2006-04-12 | ローム株式会社 | ワイヤボンディング用キャピラリ及びこれを用いたワイヤボンディング方法 |
JP2004095799A (ja) | 2002-08-30 | 2004-03-25 | Toshiba Corp | 半導体装置およびその製造方法 |
US20040041757A1 (en) | 2002-09-04 | 2004-03-04 | Ming-Hsiang Yang | Light emitting diode display module with high heat-dispersion and the substrate thereof |
US7246431B2 (en) | 2002-09-06 | 2007-07-24 | Tessera, Inc. | Methods of making microelectronic packages including folded substrates |
US7294928B2 (en) | 2002-09-06 | 2007-11-13 | Tessera, Inc. | Components, methods and assemblies for stacked packages |
US7071547B2 (en) | 2002-09-11 | 2006-07-04 | Tessera, Inc. | Assemblies having stacked semiconductor chips and methods of making same |
US7229906B2 (en) | 2002-09-19 | 2007-06-12 | Kulicke And Soffa Industries, Inc. | Method and apparatus for forming bumps for semiconductor interconnections using a wire bonding machine |
EP1556894A4 (en) | 2002-09-30 | 2009-01-14 | Advanced Interconnect Tech Ltd | THERMALLY IMPROVED SEALING FOR SINGLE-LOCKING ASSEMBLY |
US7045884B2 (en) | 2002-10-04 | 2006-05-16 | International Rectifier Corporation | Semiconductor device package |
US6933598B2 (en) | 2002-10-08 | 2005-08-23 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
US6989122B1 (en) | 2002-10-17 | 2006-01-24 | National Semiconductor Corporation | Techniques for manufacturing flash-free contacts on a semiconductor package |
TW567601B (en) | 2002-10-18 | 2003-12-21 | Siliconware Precision Industries Co Ltd | Module device of stacked semiconductor package and method for fabricating the same |
TWI221664B (en) | 2002-11-07 | 2004-10-01 | Via Tech Inc | Structure of chip package and process thereof |
US20050176233A1 (en) | 2002-11-15 | 2005-08-11 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
JP2004172157A (ja) | 2002-11-15 | 2004-06-17 | Shinko Electric Ind Co Ltd | 半導体パッケージおよびパッケージスタック半導体装置 |
JP2004172477A (ja) | 2002-11-21 | 2004-06-17 | Kaijo Corp | ワイヤループ形状、そのワイヤループ形状を備えた半導体装置、ワイヤボンディング方法及び半導体製造装置 |
JP4464041B2 (ja) | 2002-12-13 | 2010-05-19 | キヤノン株式会社 | 柱状構造体、柱状構造体を有する電極、及びこれらの作製方法 |
JP2004200316A (ja) | 2002-12-17 | 2004-07-15 | Shinko Electric Ind Co Ltd | 半導体装置 |
US20050161814A1 (en) | 2002-12-27 | 2005-07-28 | Fujitsu Limited | Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus |
KR100621991B1 (ko) | 2003-01-03 | 2006-09-13 | 삼성전자주식회사 | 칩 스케일 적층 패키지 |
JP2004221257A (ja) | 2003-01-14 | 2004-08-05 | Seiko Epson Corp | ワイヤボンディング方法及びワイヤボンディング装置 |
US20040222518A1 (en) | 2003-02-25 | 2004-11-11 | Tessera, Inc. | Ball grid array with bumps |
TW583757B (en) | 2003-02-26 | 2004-04-11 | Advanced Semiconductor Eng | A structure of a flip-chip package and a process thereof |
US20040217471A1 (en) | 2003-02-27 | 2004-11-04 | Tessera, Inc. | Component and assemblies with ends offset downwardly |
JP3885747B2 (ja) | 2003-03-13 | 2007-02-28 | 株式会社デンソー | ワイヤボンディング方法 |
JP2004343030A (ja) | 2003-03-31 | 2004-12-02 | North:Kk | 配線回路基板とその製造方法とその配線回路基板を備えた回路モジュール |
JP2004319892A (ja) | 2003-04-18 | 2004-11-11 | Renesas Technology Corp | 半導体装置の製造方法 |
JP2004327855A (ja) | 2003-04-25 | 2004-11-18 | Nec Electronics Corp | 半導体装置およびその製造方法 |
JP4199588B2 (ja) | 2003-04-25 | 2008-12-17 | テセラ・インターコネクト・マテリアルズ,インコーポレイテッド | 配線回路基板の製造方法、及び、この配線回路基板を用いた半導体集積回路装置の製造方法 |
DE10320646A1 (de) | 2003-05-07 | 2004-09-16 | Infineon Technologies Ag | Elektronisches Bauteil, sowie Systemträger und Nutzen zur Herstellung desselben |
JP4145730B2 (ja) | 2003-06-17 | 2008-09-03 | 松下電器産業株式会社 | 半導体内蔵モジュール |
KR100604821B1 (ko) | 2003-06-30 | 2006-07-26 | 삼성전자주식회사 | 적층형 볼 그리드 어레이 패키지 및 그 제조방법 |
US20040262728A1 (en) | 2003-06-30 | 2004-12-30 | Sterrett Terry L. | Modular device assemblies |
JP2005033141A (ja) | 2003-07-11 | 2005-02-03 | Sony Corp | 半導体装置及びその製造方法、疑似ウェーハ及びその製造方法、並びに半導体装置の実装構造 |
US7227095B2 (en) | 2003-08-06 | 2007-06-05 | Micron Technology, Inc. | Wire bonders and methods of wire-bonding |
KR100537892B1 (ko) | 2003-08-26 | 2005-12-21 | 삼성전자주식회사 | 칩 스택 패키지와 그 제조 방법 |
KR100546374B1 (ko) | 2003-08-28 | 2006-01-26 | 삼성전자주식회사 | 센터 패드를 갖는 적층형 반도체 패키지 및 그 제조방법 |
JP2005093551A (ja) | 2003-09-12 | 2005-04-07 | Genusion:Kk | 半導体装置のパッケージ構造およびパッケージ化方法 |
US7372151B1 (en) | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
JP3999720B2 (ja) | 2003-09-16 | 2007-10-31 | 沖電気工業株式会社 | 半導体装置およびその製造方法 |
US7061096B2 (en) | 2003-09-24 | 2006-06-13 | Silicon Pipe, Inc. | Multi-surface IC packaging structures and methods for their manufacture |
US20050085016A1 (en) | 2003-09-26 | 2005-04-21 | Tessera, Inc. | Structure and method of making capped chips using sacrificial layer |
US7495179B2 (en) | 2003-10-06 | 2009-02-24 | Tessera, Inc. | Components with posts and pads |
US7462936B2 (en) | 2003-10-06 | 2008-12-09 | Tessera, Inc. | Formation of circuitry with modification of feature height |
JP4272968B2 (ja) | 2003-10-16 | 2009-06-03 | エルピーダメモリ株式会社 | 半導体装置および半導体チップ制御方法 |
JP4167965B2 (ja) | 2003-11-07 | 2008-10-22 | テセラ・インターコネクト・マテリアルズ,インコーポレイテッド | 配線回路用部材の製造方法 |
KR100564585B1 (ko) | 2003-11-13 | 2006-03-28 | 삼성전자주식회사 | 이중 스택된 bga 패키지 및 다중 스택된 bga 패키지 |
TWI227555B (en) | 2003-11-17 | 2005-02-01 | Advanced Semiconductor Eng | Structure of chip package and the process thereof |
KR100621992B1 (ko) | 2003-11-19 | 2006-09-13 | 삼성전자주식회사 | 이종 소자들의 웨이퍼 레벨 적층 구조와 방법 및 이를이용한 시스템-인-패키지 |
JP2005183923A (ja) | 2003-11-28 | 2005-07-07 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
US7345361B2 (en) | 2003-12-04 | 2008-03-18 | Intel Corporation | Stackable integrated circuit packaging |
JP2005175019A (ja) | 2003-12-08 | 2005-06-30 | Sharp Corp | 半導体装置及び積層型半導体装置 |
US8970049B2 (en) * | 2003-12-17 | 2015-03-03 | Chippac, Inc. | Multiple chip package module having inverted package stacked over die |
DE10360708B4 (de) | 2003-12-19 | 2008-04-10 | Infineon Technologies Ag | Halbleitermodul mit einem Halbleiterstapel, Umverdrahtungsplatte, und Verfahren zur Herstellung derselben |
JP4334996B2 (ja) | 2003-12-24 | 2009-09-30 | 株式会社フジクラ | 多層配線板用基材、両面配線板およびそれらの製造方法 |
JP3917133B2 (ja) | 2003-12-26 | 2007-05-23 | 株式会社東芝 | インターフェイスモジュール付lsiパッケージ及びそれに用いるインターポーザ、インターフェイスモジュール、接続モニタ回路、信号処理lsi |
US7495644B2 (en) | 2003-12-26 | 2009-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Display device and method for manufacturing display device |
US6900530B1 (en) | 2003-12-29 | 2005-05-31 | Ramtek Technology, Inc. | Stacked IC |
US6917098B1 (en) | 2003-12-29 | 2005-07-12 | Texas Instruments Incorporated | Three-level leadframe for no-lead packages |
US7176043B2 (en) | 2003-12-30 | 2007-02-13 | Tessera, Inc. | Microelectronic packages and methods therefor |
US8207604B2 (en) | 2003-12-30 | 2012-06-26 | Tessera, Inc. | Microelectronic package comprising offset conductive posts on compliant layer |
US7709968B2 (en) | 2003-12-30 | 2010-05-04 | Tessera, Inc. | Micro pin grid array with pin motion isolation |
JP2005203497A (ja) | 2004-01-14 | 2005-07-28 | Toshiba Corp | 半導体装置およびその製造方法 |
US20050173807A1 (en) | 2004-02-05 | 2005-08-11 | Jianbai Zhu | High density vertically stacked semiconductor device |
US7198987B1 (en) | 2004-03-04 | 2007-04-03 | Skyworks Solutions, Inc. | Overmolded semiconductor package with an integrated EMI and RFI shield |
US8399972B2 (en) | 2004-03-04 | 2013-03-19 | Skyworks Solutions, Inc. | Overmolded semiconductor package with a wirebond cage for EMI shielding |
US7095105B2 (en) | 2004-03-23 | 2006-08-22 | Texas Instruments Incorporated | Vertically stacked semiconductor device |
JP4484035B2 (ja) | 2004-04-06 | 2010-06-16 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US8092734B2 (en) | 2004-05-13 | 2012-01-10 | Aptina Imaging Corporation | Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers |
US7629695B2 (en) * | 2004-05-20 | 2009-12-08 | Kabushiki Kaisha Toshiba | Stacked electronic component and manufacturing method thereof |
US6962864B1 (en) | 2004-05-26 | 2005-11-08 | National Chung Cheng University | Wire-bonding method for chips with copper interconnects by introducing a thin layer |
US7233057B2 (en) | 2004-05-28 | 2007-06-19 | Nokia Corporation | Integrated circuit package with optimized mold shape |
TWI255022B (en) | 2004-05-31 | 2006-05-11 | Via Tech Inc | Circuit carrier and manufacturing process thereof |
US7453157B2 (en) | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
TWI250596B (en) | 2004-07-23 | 2006-03-01 | Ind Tech Res Inst | Wafer-level chip scale packaging method |
JP3956965B2 (ja) | 2004-09-07 | 2007-08-08 | 日立エーアイシー株式会社 | チップ部品型発光装置及びそのための配線基板 |
US7290448B2 (en) | 2004-09-10 | 2007-11-06 | Yamaha Corporation | Physical quantity sensor, lead frame, and manufacturing method therefor |
CN1755929B (zh) | 2004-09-28 | 2010-08-18 | 飞思卡尔半导体(中国)有限公司 | 形成半导体封装及其结构的方法 |
JP4385329B2 (ja) | 2004-10-08 | 2009-12-16 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法 |
US7595548B2 (en) | 2004-10-08 | 2009-09-29 | Yamaha Corporation | Physical quantity sensor and manufacturing method therefor |
US20060087013A1 (en) | 2004-10-21 | 2006-04-27 | Etron Technology, Inc. | Stacked multiple integrated circuit die package assembly |
US8646675B2 (en) | 2004-11-02 | 2014-02-11 | Hid Global Gmbh | Laying apparatus, contact-making apparatus, movement system, laying and contact-making unit, production system, method for production and a transponder unit |
CN101053079A (zh) | 2004-11-03 | 2007-10-10 | 德塞拉股份有限公司 | 堆叠式封装的改进 |
TW200631111A (en) | 2004-11-04 | 2006-09-01 | Koninkl Philips Electronics Nv | Nanotube-based circuit connection approach |
US7750483B1 (en) | 2004-11-10 | 2010-07-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal |
US7268421B1 (en) | 2004-11-10 | 2007-09-11 | Bridge Semiconductor Corporation | Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond |
KR100674926B1 (ko) | 2004-12-08 | 2007-01-26 | 삼성전자주식회사 | 메모리 카드 및 그 제조 방법 |
US7301770B2 (en) | 2004-12-10 | 2007-11-27 | International Business Machines Corporation | Cooling apparatus, cooled electronic module, and methods of fabrication thereof employing thermally conductive, wire-bonded pin fins |
JP4504798B2 (ja) | 2004-12-16 | 2010-07-14 | パナソニック株式会社 | 多段構成半導体モジュール |
KR100843137B1 (ko) | 2004-12-27 | 2008-07-02 | 삼성전자주식회사 | 반도체 소자 패키지 |
JP2006186086A (ja) | 2004-12-27 | 2006-07-13 | Itoo:Kk | プリント基板のはんだ付け方法およびブリッジ防止用ガイド板 |
DE102005006333B4 (de) | 2005-02-10 | 2007-10-18 | Infineon Technologies Ag | Halbleiterbauteil mit mehreren Bondanschlüssen und gebondeten Kontaktelementen unterschiedlicher Metallzusammensetzung und Verfahren zur Herstellung desselben |
DE102005006995B4 (de) | 2005-02-15 | 2008-01-24 | Infineon Technologies Ag | Halbleiterbauteil mit Kunstoffgehäuse und Außenanschlüssen sowie Verfahren zur Herstellung desselben |
KR100867038B1 (ko) | 2005-03-02 | 2008-11-04 | 삼성전기주식회사 | 커패시터 내장형 인쇄회로기판 및 그 제조방법 |
KR100630741B1 (ko) | 2005-03-04 | 2006-10-02 | 삼성전자주식회사 | 다중 몰딩에 의한 적층형 반도체 패키지 및 그 제조방법 |
US7939934B2 (en) | 2005-03-16 | 2011-05-10 | Tessera, Inc. | Microelectronic packages and methods therefor |
US20060216868A1 (en) | 2005-03-25 | 2006-09-28 | Advanced Semiconductor Engineering Inc. | Package structure and fabrication thereof |
US7582963B2 (en) | 2005-03-29 | 2009-09-01 | Texas Instruments Incorporated | Vertically integrated system-in-a-package |
US7371676B2 (en) | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
TWI284394B (en) | 2005-05-12 | 2007-07-21 | Advanced Semiconductor Eng | Lid used in package structure and the package structure of having the same |
JP2006324553A (ja) | 2005-05-20 | 2006-11-30 | Renesas Technology Corp | 半導体装置及びその製造方法 |
US7216794B2 (en) | 2005-06-09 | 2007-05-15 | Texas Instruments Incorporated | Bond capillary design for ribbon wire bonding |
JP4322844B2 (ja) | 2005-06-10 | 2009-09-02 | シャープ株式会社 | 半導体装置および積層型半導体装置 |
EP1905083A2 (en) | 2005-07-01 | 2008-04-02 | Koninklijke Philips Electronics N.V. | Electronic device |
TWI294757B (en) | 2005-07-06 | 2008-03-11 | Delta Electronics Inc | Circuit board with a through hole wire, and forming method thereof |
US7476608B2 (en) | 2005-07-14 | 2009-01-13 | Hewlett-Packard Development Company, L.P. | Electrically connecting substrate with electrical device |
US7355289B2 (en) | 2005-07-29 | 2008-04-08 | Freescale Semiconductor, Inc. | Packaged integrated circuit with enhanced thermal dissipation |
TWI263313B (en) | 2005-08-15 | 2006-10-01 | Phoenix Prec Technology Corp | Stack structure of semiconductor component embedded in supporting board |
SG130055A1 (en) | 2005-08-19 | 2007-03-20 | Micron Technology Inc | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices |
SG130066A1 (en) | 2005-08-26 | 2007-03-20 | Micron Technology Inc | Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices |
JP5522561B2 (ja) | 2005-08-31 | 2014-06-18 | マイクロン テクノロジー, インク. | マイクロ電子デバイスパッケージ、積重ね型マイクロ電子デバイスパッケージ、およびマイクロ電子デバイスを製造する方法 |
US7675152B2 (en) | 2005-09-01 | 2010-03-09 | Texas Instruments Incorporated | Package-on-package semiconductor assembly |
US20070080360A1 (en) | 2005-10-06 | 2007-04-12 | Url Mirsky | Microelectronic interconnect substrate and packaging techniques |
KR101241650B1 (ko) | 2005-10-19 | 2013-03-08 | 엘지이노텍 주식회사 | 엘이디 패키지 |
US8810031B2 (en) | 2005-10-26 | 2014-08-19 | Industrial Technology Research Institute | Wafer-to-wafer stack with supporting pedestal |
US7504716B2 (en) | 2005-10-26 | 2009-03-17 | Texas Instruments Incorporated | Structure and method of molded QFN device suitable for miniaturization, multiple rows and stacking |
JP2007123595A (ja) | 2005-10-28 | 2007-05-17 | Nec Corp | 半導体装置及びその実装構造 |
US8183682B2 (en) | 2005-11-01 | 2012-05-22 | Nxp B.V. | Methods of packaging a semiconductor die and package formed by the methods |
JP4530975B2 (ja) | 2005-11-14 | 2010-08-25 | 株式会社新川 | ワイヤボンディング方法 |
JP2007142042A (ja) | 2005-11-16 | 2007-06-07 | Sharp Corp | 半導体パッケージとその製造方法,半導体モジュール,および電子機器 |
US7344917B2 (en) | 2005-11-30 | 2008-03-18 | Freescale Semiconductor, Inc. | Method for packaging a semiconductor device |
US7307348B2 (en) | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7378726B2 (en) | 2005-12-28 | 2008-05-27 | Intel Corporation | Stacked packages with interconnecting pins |
JP4530984B2 (ja) | 2005-12-28 | 2010-08-25 | 株式会社新川 | ワイヤボンディング装置、ボンディング制御プログラム及びボンディング方法 |
JP2007194436A (ja) | 2006-01-19 | 2007-08-02 | Elpida Memory Inc | 半導体パッケージ、導電性ポスト付き基板、積層型半導体装置、半導体パッケージの製造方法及び積層型半導体装置の製造方法 |
US20070190747A1 (en) | 2006-01-23 | 2007-08-16 | Tessera Technologies Hungary Kft. | Wafer level packaging to lidded chips |
JP2007201254A (ja) | 2006-01-27 | 2007-08-09 | Ibiden Co Ltd | 半導体素子内蔵基板、半導体素子内蔵型多層回路基板 |
JP2007208159A (ja) | 2006-02-06 | 2007-08-16 | Hitachi Ltd | 半導体装置 |
SG135074A1 (en) | 2006-02-28 | 2007-09-28 | Micron Technology Inc | Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices |
TWI295115B (en) | 2006-02-13 | 2008-03-21 | Ind Tech Res Inst | Encapsulation and methods thereof |
JP2007234845A (ja) | 2006-03-01 | 2007-09-13 | Nec Corp | 半導体装置 |
US7390700B2 (en) | 2006-04-07 | 2008-06-24 | Texas Instruments Incorporated | Packaged system of semiconductor chips having a semiconductor interposer |
US7759782B2 (en) | 2006-04-07 | 2010-07-20 | Tessera, Inc. | Substrate for a microelectronic package and method of fabricating thereof |
JP5598787B2 (ja) | 2006-04-17 | 2014-10-01 | マイクロンメモリジャパン株式会社 | 積層型半導体装置の製造方法 |
US7242081B1 (en) | 2006-04-24 | 2007-07-10 | Advanced Semiconductor Engineering Inc. | Stacked package structure |
US7659612B2 (en) | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
DE102006022360B4 (de) | 2006-05-12 | 2009-07-09 | Infineon Technologies Ag | Abschirmvorrichtung |
US7910385B2 (en) | 2006-05-12 | 2011-03-22 | Micron Technology, Inc. | Method of fabricating microelectronic devices |
US7780064B2 (en) | 2006-06-02 | 2010-08-24 | Asm Technology Singapore Pte Ltd | Wire bonding method for forming low-loop profiles |
JP4961848B2 (ja) | 2006-06-12 | 2012-06-27 | 日本電気株式会社 | 金属ポストを有する配線基板、半導体装置及び半導体装置モジュールの製造方法 |
US7967062B2 (en) | 2006-06-16 | 2011-06-28 | International Business Machines Corporation | Thermally conductive composite interface, cooled electronic assemblies employing the same, and methods of fabrication thereof |
US20070290325A1 (en) | 2006-06-16 | 2007-12-20 | Lite-On Semiconductor Corporation | Surface mounting structure and packaging method thereof |
US8084867B2 (en) | 2006-06-29 | 2011-12-27 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
KR100792352B1 (ko) | 2006-07-06 | 2008-01-08 | 삼성전기주식회사 | 패키지 온 패키지의 바텀기판 및 그 제조방법 |
KR100800478B1 (ko) | 2006-07-18 | 2008-02-04 | 삼성전자주식회사 | 적층형 반도체 패키지 및 그의 제조방법 |
US20080023805A1 (en) | 2006-07-26 | 2008-01-31 | Texas Instruments Incorporated | Array-Processed Stacked Semiconductor Packages |
JP5132101B2 (ja) | 2006-07-27 | 2013-01-30 | 新光電気工業株式会社 | スタックパッケージ構造体及びその製造に用いる単体パッケージと、それらの製造方法 |
US8048479B2 (en) | 2006-08-01 | 2011-11-01 | Qimonda Ag | Method for placing material onto a target board by means of a transfer board |
JP2008039502A (ja) | 2006-08-03 | 2008-02-21 | Alps Electric Co Ltd | 接触子およびその製造方法 |
US7486525B2 (en) | 2006-08-04 | 2009-02-03 | International Business Machines Corporation | Temporary chip attach carrier |
KR100809696B1 (ko) | 2006-08-08 | 2008-03-06 | 삼성전자주식회사 | 사이즈가 상이한 복수의 반도체 칩이 적층된 멀티 칩패키지 및 그 제조방법 |
US20080042265A1 (en) | 2006-08-15 | 2008-02-21 | Merilo Leo A | Chip scale module package in bga semiconductor package |
US7425758B2 (en) | 2006-08-28 | 2008-09-16 | Micron Technology, Inc. | Metal core foldover package structures |
KR20080020069A (ko) | 2006-08-30 | 2008-03-05 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
KR100891516B1 (ko) | 2006-08-31 | 2009-04-06 | 주식회사 하이닉스반도체 | 적층 가능한 에프비지에이 타입 반도체 패키지와 이를이용한 적층 패키지 |
US7683460B2 (en) | 2006-09-22 | 2010-03-23 | Infineon Technologies Ag | Module with a shielding and/or heat dissipating element |
KR100770934B1 (ko) | 2006-09-26 | 2007-10-26 | 삼성전자주식회사 | 반도체 패키지와 그를 이용한 반도체 시스템 패키지 |
TWI336502B (en) | 2006-09-27 | 2011-01-21 | Advanced Semiconductor Eng | Semiconductor package and semiconductor device and the method of making the same |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
TWI312561B (en) | 2006-10-27 | 2009-07-21 | Advanced Semiconductor Eng | Structure of package on package and method for fabricating the same |
KR100817073B1 (ko) | 2006-11-03 | 2008-03-26 | 삼성전자주식회사 | 휨방지용 보강부재가 기판에 연결된 반도체 칩 스택 패키지 |
US8193034B2 (en) | 2006-11-10 | 2012-06-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming vertical interconnect structure using stud bumps |
US8174119B2 (en) | 2006-11-10 | 2012-05-08 | Stats Chippac, Ltd. | Semiconductor package with embedded die |
WO2008065896A1 (fr) | 2006-11-28 | 2008-06-05 | Kyushu Institute Of Technology | Procédé de fabrication d'un dispositif semi-conducteur ayant une structure d'électrode à double face et dispositif semi-conducteur fabriqué par le procédé |
US7659617B2 (en) | 2006-11-30 | 2010-02-09 | Tessera, Inc. | Substrate for a flexible microelectronic assembly and a method of fabricating thereof |
US7537962B2 (en) | 2006-12-22 | 2009-05-26 | Stats Chippac Ltd. | Method of fabricating a shielded stacked integrated circuit package system |
US8598717B2 (en) | 2006-12-27 | 2013-12-03 | Spansion Llc | Semiconductor device and method for manufacturing the same |
JP2008166439A (ja) | 2006-12-27 | 2008-07-17 | Spansion Llc | 半導体装置およびその製造方法 |
KR100757345B1 (ko) | 2006-12-29 | 2007-09-10 | 삼성전자주식회사 | 플립 칩 패키지 및 그의 제조 방법 |
DE102007062787A1 (de) | 2006-12-29 | 2008-07-17 | Qimonda Ag | Kupferdrahtbonden auf organischen Lötschutzmaterialien |
US20080156518A1 (en) | 2007-01-03 | 2008-07-03 | Tessera, Inc. | Alignment and cutting of microelectronic substrates |
TWI332702B (en) | 2007-01-09 | 2010-11-01 | Advanced Semiconductor Eng | Stackable semiconductor package and the method for making the same |
JP5347222B2 (ja) | 2007-01-10 | 2013-11-20 | 富士通株式会社 | 半導体装置の製造方法 |
US7719122B2 (en) | 2007-01-11 | 2010-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | System-in-package packaging for minimizing bond wire contamination and yield loss |
KR100827667B1 (ko) | 2007-01-16 | 2008-05-07 | 삼성전자주식회사 | 기판 내에 반도체 칩을 갖는 반도체 패키지 및 이를제조하는 방법 |
JP4823089B2 (ja) | 2007-01-31 | 2011-11-24 | 株式会社東芝 | 積層型半導体装置の製造方法 |
WO2008093414A1 (ja) | 2007-01-31 | 2008-08-07 | Fujitsu Microelectronics Limited | 半導体装置及びその製造方法 |
US8685792B2 (en) | 2007-03-03 | 2014-04-01 | Stats Chippac Ltd. | Integrated circuit package system with interposer |
EP2575166A3 (en) | 2007-03-05 | 2014-04-09 | Invensas Corporation | Chips having rear contacts connected by through vias to front contacts |
US20080217708A1 (en) | 2007-03-09 | 2008-09-11 | Skyworks Solutions, Inc. | Integrated passive cap in a system-in-package |
JP5010316B2 (ja) | 2007-03-16 | 2012-08-29 | 日本電気株式会社 | 金属ポストを有する配線基板、半導体装置 |
US7517733B2 (en) | 2007-03-22 | 2009-04-14 | Stats Chippac, Ltd. | Leadframe design for QFN package with top terminal leads |
TWI335070B (en) | 2007-03-23 | 2010-12-21 | Advanced Semiconductor Eng | Semiconductor package and the method of making the same |
WO2008117488A1 (ja) | 2007-03-23 | 2008-10-02 | Sanyo Electric Co., Ltd | 半導体装置およびその製造方法 |
US8198716B2 (en) | 2007-03-26 | 2012-06-12 | Intel Corporation | Die backside wire bond technology for single or stacked die package |
US20100103634A1 (en) | 2007-03-30 | 2010-04-29 | Takuo Funaya | Functional-device-embedded circuit board, method for manufacturing the same, and electronic equipment |
JP4926787B2 (ja) | 2007-03-30 | 2012-05-09 | アオイ電子株式会社 | 半導体装置の製造方法 |
US7589394B2 (en) | 2007-04-10 | 2009-09-15 | Ibiden Co., Ltd. | Interposer |
JP5003260B2 (ja) | 2007-04-13 | 2012-08-15 | 日本電気株式会社 | 半導体装置およびその製造方法 |
US7994622B2 (en) | 2007-04-16 | 2011-08-09 | Tessera, Inc. | Microelectronic packages having cavities for receiving microelectric elements |
KR20080094251A (ko) | 2007-04-19 | 2008-10-23 | 삼성전자주식회사 | 웨이퍼 레벨 패키지 및 그 제조방법 |
JP5601751B2 (ja) | 2007-04-26 | 2014-10-08 | スパンション エルエルシー | 半導体装置 |
US20080280393A1 (en) | 2007-05-09 | 2008-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods for forming package structures |
US20080284045A1 (en) | 2007-05-18 | 2008-11-20 | Texas Instruments Incorporated | Method for Fabricating Array-Molded Package-On-Package |
TWI371809B (en) | 2007-06-04 | 2012-09-01 | Advanced Semiconductor Eng | Wafer structure and method for fabricating the same |
US7872335B2 (en) | 2007-06-08 | 2011-01-18 | Broadcom Corporation | Lead frame-BGA package with enhanced thermal performance and I/O counts |
JP2008306128A (ja) | 2007-06-11 | 2008-12-18 | Shinko Electric Ind Co Ltd | 半導体装置およびその製造方法 |
KR100865125B1 (ko) | 2007-06-12 | 2008-10-24 | 삼성전기주식회사 | 반도체 패키지 및 그 제조방법 |
TW200908819A (en) * | 2007-06-15 | 2009-02-16 | Ngk Spark Plug Co | Wiring substrate with reinforcing member |
US7576415B2 (en) | 2007-06-15 | 2009-08-18 | Advanced Semiconductor Engineering, Inc. | EMI shielded semiconductor package |
JP5179787B2 (ja) | 2007-06-22 | 2013-04-10 | ラピスセミコンダクタ株式会社 | 半導体装置及びその製造方法 |
US7944034B2 (en) | 2007-06-22 | 2011-05-17 | Texas Instruments Incorporated | Array molded package-on-package having redistribution lines |
US7911805B2 (en) | 2007-06-29 | 2011-03-22 | Tessera, Inc. | Multilayer wiring element having pin interface |
SG148901A1 (en) | 2007-07-09 | 2009-01-29 | Micron Technology Inc | Packaged semiconductor assemblies and methods for manufacturing such assemblies |
KR20090007120A (ko) | 2007-07-13 | 2009-01-16 | 삼성전자주식회사 | 봉지부를 통하여 재배선을 달성하는 웨이퍼 레벨 적층형패키지 및 그 제조방법 |
US7781877B2 (en) | 2007-08-07 | 2010-08-24 | Micron Technology, Inc. | Packaged integrated circuit devices with through-body conductive vias, and methods of making same |
JP2009044110A (ja) | 2007-08-13 | 2009-02-26 | Elpida Memory Inc | 半導体装置及びその製造方法 |
SG150396A1 (en) | 2007-08-16 | 2009-03-30 | Micron Technology Inc | Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods |
KR101329355B1 (ko) | 2007-08-31 | 2013-11-20 | 삼성전자주식회사 | 적층형 반도체 패키지, 그 형성방법 및 이를 구비하는전자장치 |
KR101365621B1 (ko) | 2007-09-04 | 2014-02-24 | 서울반도체 주식회사 | 열 방출 슬러그들을 갖는 발광 다이오드 패키지 |
JP2009064966A (ja) | 2007-09-06 | 2009-03-26 | Shinko Electric Ind Co Ltd | 多層配線基板及びその製造方法ならびに半導体装置 |
US9330945B2 (en) | 2007-09-18 | 2016-05-03 | Stats Chippac Ltd. | Integrated circuit package system with multi-chip module |
US8039960B2 (en) | 2007-09-21 | 2011-10-18 | Stats Chippac, Ltd. | Solder bump with inner core pillar in semiconductor package |
JP2009088254A (ja) | 2007-09-28 | 2009-04-23 | Toshiba Corp | 電子部品パッケージ及び電子部品パッケージの製造方法 |
KR100902128B1 (ko) | 2007-09-28 | 2009-06-09 | 삼성전기주식회사 | 방열 인쇄회로기판 및 반도체 칩 패키지 |
EP2637202A3 (en) | 2007-09-28 | 2014-03-12 | Tessera, Inc. | Flip chip interconnection with etched posts on a microelectronic element joined to etched posts on a substrate by a fusible metal and corresponding manufacturing method |
KR20090033605A (ko) | 2007-10-01 | 2009-04-06 | 삼성전자주식회사 | 적층형 반도체 패키지, 그 형성방법 및 이를 구비하는전자장치 |
US7777351B1 (en) | 2007-10-01 | 2010-08-17 | Amkor Technology, Inc. | Thin stacked interposer package |
US20090091009A1 (en) | 2007-10-03 | 2009-04-09 | Corisis David J | Stackable integrated circuit package |
US8008183B2 (en) | 2007-10-04 | 2011-08-30 | Texas Instruments Incorporated | Dual capillary IC wirebonding |
US7834464B2 (en) | 2007-10-09 | 2010-11-16 | Infineon Technologies Ag | Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device |
TWI389220B (zh) | 2007-10-22 | 2013-03-11 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
TWI360207B (en) | 2007-10-22 | 2012-03-11 | Advanced Semiconductor Eng | Chip package structure and method of manufacturing |
FR2923081B1 (fr) | 2007-10-26 | 2009-12-11 | 3D Plus | Procede d'interconnexion verticale de modules electroniques 3d par des vias. |
GB0721957D0 (en) | 2007-11-08 | 2007-12-19 | Photonstar Led Ltd | Ultra high thermal performance packaging for optoelectronics devices |
JP2009123863A (ja) | 2007-11-14 | 2009-06-04 | Tessera Interconnect Materials Inc | バンプ構造形成方法及びバンプ構造 |
US7974099B2 (en) | 2007-11-19 | 2011-07-05 | Nexxus Lighting, Inc. | Apparatus and methods for thermal management of light emitting diodes |
US20090127686A1 (en) | 2007-11-21 | 2009-05-21 | Advanced Chip Engineering Technology Inc. | Stacking die package structure for semiconductor devices and method of the same |
JP2009135398A (ja) | 2007-11-29 | 2009-06-18 | Ibiden Co Ltd | 組合せ基板 |
KR100886100B1 (ko) | 2007-11-29 | 2009-02-27 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
US7902644B2 (en) | 2007-12-07 | 2011-03-08 | Stats Chippac Ltd. | Integrated circuit package system for electromagnetic isolation |
US7964956B1 (en) | 2007-12-10 | 2011-06-21 | Oracle America, Inc. | Circuit packaging and connectivity |
US7696631B2 (en) | 2007-12-10 | 2010-04-13 | International Business Machines Corporation | Wire bonding personalization and discrete component attachment on wirebond pads |
US8390117B2 (en) | 2007-12-11 | 2013-03-05 | Panasonic Corporation | Semiconductor device and method of manufacturing the same |
US7706144B2 (en) | 2007-12-17 | 2010-04-27 | Lynch Thomas W | Heat dissipation system and related method |
JP2009158593A (ja) | 2007-12-25 | 2009-07-16 | Tessera Interconnect Materials Inc | バンプ構造およびその製造方法 |
US20090170241A1 (en) | 2007-12-26 | 2009-07-02 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
US20090166873A1 (en) | 2007-12-27 | 2009-07-02 | Advanced Chip Engineering Technology Inc. | Inter-connecting structure for semiconductor device package and method of the same |
JP4989614B2 (ja) | 2007-12-28 | 2012-08-01 | サムソン エルイーディー カンパニーリミテッド. | 高出力ledパッケージの製造方法 |
WO2009096950A1 (en) | 2008-01-30 | 2009-08-06 | Kulicke And Soffa Industries, Inc. | Wire loop and method of forming the wire loop |
US20090194829A1 (en) | 2008-01-31 | 2009-08-06 | Shine Chung | MEMS Packaging Including Integrated Circuit Dies |
US8120186B2 (en) | 2008-02-15 | 2012-02-21 | Qimonda Ag | Integrated circuit and method |
US8258015B2 (en) | 2008-02-22 | 2012-09-04 | Stats Chippac Ltd. | Integrated circuit package system with penetrable film adhesive |
US7956456B2 (en) * | 2008-02-27 | 2011-06-07 | Texas Instruments Incorporated | Thermal interface material design for enhanced thermal performance and improved package structural integrity |
US8018065B2 (en) | 2008-02-28 | 2011-09-13 | Atmel Corporation | Wafer-level integrated circuit package with top and bottom side electrical connections |
US7919871B2 (en) | 2008-03-21 | 2011-04-05 | Stats Chippac Ltd. | Integrated circuit package system for stackable devices |
KR101501739B1 (ko) | 2008-03-21 | 2015-03-11 | 삼성전자주식회사 | 반도체 패키지 제조 방법 |
US8525214B2 (en) | 2008-03-25 | 2013-09-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader with thermal via |
US8072079B2 (en) | 2008-03-27 | 2011-12-06 | Stats Chippac, Ltd. | Through hole vias at saw streets including protrusions or recesses for interconnection |
CN101978490B (zh) | 2008-03-31 | 2012-10-17 | 株式会社村田制作所 | 电子元器件组件及该电子元器件组件的制造方法 |
JP5043743B2 (ja) | 2008-04-18 | 2012-10-10 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法 |
US7741156B2 (en) | 2008-05-27 | 2010-06-22 | Stats Chippac, Ltd. | Semiconductor device and method of forming through vias with reflowed conductive material |
KR20090123680A (ko) | 2008-05-28 | 2009-12-02 | 주식회사 하이닉스반도체 | 적층 반도체 패키지 |
US8093704B2 (en) | 2008-06-03 | 2012-01-10 | Intel Corporation | Package on package using a bump-less build up layer (BBUL) package |
US8021907B2 (en) | 2008-06-09 | 2011-09-20 | Stats Chippac, Ltd. | Method and apparatus for thermally enhanced semiconductor package |
US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking |
US7932170B1 (en) | 2008-06-23 | 2011-04-26 | Amkor Technology, Inc. | Flip chip bump structure and fabrication method |
DE102008048420A1 (de) | 2008-06-27 | 2010-01-28 | Qimonda Ag | Chip-Anordnung und Verfahren zum Herstellen einer Chip-Anordnung |
US7969009B2 (en) | 2008-06-30 | 2011-06-28 | Qualcomm Incorporated | Through silicon via bridge interconnect |
TWI473553B (zh) | 2008-07-03 | 2015-02-11 | Advanced Semiconductor Eng | 晶片封裝結構 |
US7859033B2 (en) | 2008-07-09 | 2010-12-28 | Eastman Kodak Company | Wafer level processing for backside illuminated sensors |
JP5339800B2 (ja) | 2008-07-10 | 2013-11-13 | 三菱電機株式会社 | 半導体装置の製造方法 |
TWI372453B (en) | 2008-09-01 | 2012-09-11 | Advanced Semiconductor Eng | Copper bonding wire, wire bonding structure and method for processing and bonding a wire |
SG158823A1 (en) | 2008-07-18 | 2010-02-26 | United Test & Assembly Ct Ltd | Packaging structural member |
WO2010014103A1 (en) | 2008-07-31 | 2010-02-04 | Skyworks Solutions, Inc. | Semiconductor package with integrated interference shielding and method of manufacture therof |
US8923004B2 (en) | 2008-07-31 | 2014-12-30 | Micron Technology, Inc. | Microelectronic packages with small footprints and associated methods of manufacturing |
US8004093B2 (en) | 2008-08-01 | 2011-08-23 | Stats Chippac Ltd. | Integrated circuit package stacking system |
US7800810B2 (en) | 2008-08-06 | 2010-09-21 | Spatial Photonics, Inc. | Packaging and testing of multiple MEMS devices on a wafer |
TW201007924A (en) | 2008-08-07 | 2010-02-16 | Advanced Semiconductor Eng | Chip package structure |
US20100044860A1 (en) | 2008-08-21 | 2010-02-25 | Tessera Interconnect Materials, Inc. | Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer |
KR100997793B1 (ko) | 2008-09-01 | 2010-12-02 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이의 제조 방법 |
KR20100033012A (ko) | 2008-09-19 | 2010-03-29 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이를 갖는 적층 반도체 패키지 |
US7842541B1 (en) | 2008-09-24 | 2010-11-30 | Amkor Technology, Inc. | Ultra thin package and fabrication method |
US8237257B2 (en) | 2008-09-25 | 2012-08-07 | King Dragon International Inc. | Substrate structure with die embedded inside and dual build-up layers over both side surfaces and method of the same |
US8063475B2 (en) | 2008-09-26 | 2011-11-22 | Stats Chippac Ltd. | Semiconductor package system with through silicon via interposer |
WO2010041630A1 (ja) | 2008-10-10 | 2010-04-15 | 日本電気株式会社 | 半導体装置及びその製造方法 |
JP5185062B2 (ja) | 2008-10-21 | 2013-04-17 | パナソニック株式会社 | 積層型半導体装置及び電子機器 |
MY149251A (en) | 2008-10-23 | 2013-07-31 | Carsem M Sdn Bhd | Wafer-level package using stud bump coated with solder |
KR101461630B1 (ko) | 2008-11-06 | 2014-11-20 | 삼성전자주식회사 | 실장 높이는 축소되나, 솔더 접합 신뢰도는 개선되는 웨이퍼 레벨 칩 온 칩 패키지와, 패키지 온 패키지 및 그 제조방법 |
TW201023308A (en) | 2008-12-01 | 2010-06-16 | Advanced Semiconductor Eng | Package-on-package device, semiconductor package and method for manufacturing the same |
KR101011863B1 (ko) | 2008-12-02 | 2011-01-31 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
KR101015651B1 (ko) | 2008-12-05 | 2011-02-22 | 삼성전기주식회사 | 칩 내장 인쇄회로기판 및 그 제조방법 |
JP2010135671A (ja) | 2008-12-08 | 2010-06-17 | Panasonic Corp | 半導体装置及びその製造方法 |
US7642128B1 (en) | 2008-12-12 | 2010-01-05 | Stats Chippac, Ltd. | Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP |
US7898083B2 (en) | 2008-12-17 | 2011-03-01 | Texas Instruments Incorporated | Method for low stress flip-chip assembly of fine-pitch semiconductor devices |
US8012797B2 (en) | 2009-01-07 | 2011-09-06 | Advanced Semiconductor Engineering, Inc. | Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries |
TWI499024B (zh) | 2009-01-07 | 2015-09-01 | Advanced Semiconductor Eng | 堆疊式多封裝構造裝置、半導體封裝構造及其製造方法 |
JP2010199528A (ja) | 2009-01-27 | 2010-09-09 | Tatsuta System Electronics Kk | ボンディングワイヤ |
JP2010177597A (ja) | 2009-01-30 | 2010-08-12 | Sanyo Electric Co Ltd | 半導体モジュールおよび携帯機器 |
US20100200981A1 (en) | 2009-02-09 | 2010-08-12 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method of manufacturing the same |
US9142586B2 (en) | 2009-02-24 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad design for backside illuminated image sensor |
JP5471605B2 (ja) | 2009-03-04 | 2014-04-16 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US8115283B1 (en) | 2009-07-14 | 2012-02-14 | Amkor Technology, Inc. | Reversible top/bottom MEMS package |
JP2010206007A (ja) | 2009-03-04 | 2010-09-16 | Nec Corp | 半導体装置及びその製造方法 |
US8106498B2 (en) | 2009-03-05 | 2012-01-31 | Stats Chippac Ltd. | Integrated circuit packaging system with a dual board-on-chip structure and method of manufacture thereof |
DE102009001461A1 (de) | 2009-03-11 | 2010-09-16 | Robert Bosch Gmbh | Verfahren zur Herstellung einer elektronischen Baugruppe |
US8258010B2 (en) | 2009-03-17 | 2012-09-04 | Stats Chippac, Ltd. | Making a semiconductor device having conductive through organic vias |
US20100244276A1 (en) | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
US20110068478A1 (en) | 2009-03-26 | 2011-03-24 | Reza Argenty Pagaila | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US8194411B2 (en) | 2009-03-31 | 2012-06-05 | Hong Kong Applied Science and Technology Research Institute Co. Ltd | Electronic package with stacked modules with channels passing through metal layers of the modules |
US8053814B2 (en) | 2009-04-08 | 2011-11-08 | International Business Machines Corporation | On-chip embedded thermal antenna for chip cooling |
US8039316B2 (en) | 2009-04-14 | 2011-10-18 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked integrated circuit and heat spreader with openings and method of manufacture thereof |
JP2010251483A (ja) | 2009-04-14 | 2010-11-04 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
US20100289142A1 (en) | 2009-05-15 | 2010-11-18 | Il Kwon Shim | Integrated circuit packaging system with coin bonded interconnects and method of manufacture thereof |
US8020290B2 (en) | 2009-06-14 | 2011-09-20 | Jayna Sheats | Processes for IC fabrication |
TWI379367B (en) * | 2009-06-15 | 2012-12-11 | Kun Yuan Technology Co Ltd | Chip packaging method and structure thereof |
US20120153444A1 (en) | 2009-06-18 | 2012-06-21 | Rohm Co., Ltd | Semiconductor device |
US20100327419A1 (en) | 2009-06-26 | 2010-12-30 | Sriram Muthukumar | Stacked-chip packages in package-on-package apparatus, methods of assembling same, and systems containing same |
JP5214554B2 (ja) | 2009-07-30 | 2013-06-19 | ラピスセミコンダクタ株式会社 | 半導体チップ内蔵パッケージ及びその製造方法、並びに、パッケージ・オン・パッケージ型半導体装置及びその製造方法 |
US8183678B2 (en) | 2009-08-04 | 2012-05-22 | Amkor Technology Korea, Inc. | Semiconductor device having an interposer |
US20110209908A1 (en) | 2009-08-06 | 2011-09-01 | Advanced Chip Engineering Technology Inc. | Conductor package structure and method of the same |
KR101124102B1 (ko) | 2009-08-24 | 2012-03-21 | 삼성전기주식회사 | 발광 소자 패키지용 기판 및 이를 포함하는 발광 소자 패키지 |
EP2290686A3 (en) | 2009-08-28 | 2011-04-20 | STMicroelectronics S.r.l. | Method to perform electrical testing and assembly of electronic devices |
US7923304B2 (en) | 2009-09-10 | 2011-04-12 | Stats Chippac Ltd. | Integrated circuit packaging system with conductive pillars and method of manufacture thereof |
US8264091B2 (en) | 2009-09-21 | 2012-09-11 | Stats Chippac Ltd. | Integrated circuit packaging system with encapsulated via and method of manufacture thereof |
US8008121B2 (en) | 2009-11-04 | 2011-08-30 | Stats Chippac, Ltd. | Semiconductor package and method of mounting semiconductor die to opposite sides of TSV substrate |
US8390108B2 (en) | 2009-12-16 | 2013-03-05 | Stats Chippac Ltd. | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof |
US8169065B2 (en) | 2009-12-22 | 2012-05-01 | Epic Technologies, Inc. | Stackable circuit structures and methods of fabrication thereof |
TW201123387A (en) | 2009-12-25 | 2011-07-01 | xiang-hua Wang | Thermal-electric separated metal PCB with a chip carrier. |
TWI392066B (zh) | 2009-12-28 | 2013-04-01 | 矽品精密工業股份有限公司 | 封裝結構及其製法 |
JP5550369B2 (ja) | 2010-02-03 | 2014-07-16 | 新日鉄住金マテリアルズ株式会社 | 半導体用銅ボンディングワイヤとその接合構造 |
JP2011166051A (ja) | 2010-02-15 | 2011-08-25 | Panasonic Corp | 半導体装置及び半導体装置の製造方法 |
US7990711B1 (en) | 2010-02-24 | 2011-08-02 | International Business Machines Corporation | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
US7928552B1 (en) | 2010-03-12 | 2011-04-19 | Stats Chippac Ltd. | Integrated circuit packaging system with multi-tier conductive interconnects and method of manufacture thereof |
US9496152B2 (en) | 2010-03-12 | 2016-11-15 | STATS ChipPAC Pte. Ltd. | Carrier system with multi-tier conductive posts and method of manufacture thereof |
KR101667656B1 (ko) | 2010-03-24 | 2016-10-20 | 삼성전자주식회사 | 패키지-온-패키지 형성방법 |
US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
US8624374B2 (en) | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8564141B2 (en) | 2010-05-06 | 2013-10-22 | SK Hynix Inc. | Chip unit and stack package having the same |
US8558392B2 (en) | 2010-05-14 | 2013-10-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming interconnect structure and mounting semiconductor die in recessed encapsulant |
US8288854B2 (en) | 2010-05-19 | 2012-10-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method for making the same |
US8217502B2 (en) | 2010-06-08 | 2012-07-10 | Stats Chippac Ltd. | Integrated circuit packaging system with multipart conductive pillars and method of manufacture thereof |
US20120001336A1 (en) | 2010-07-02 | 2012-01-05 | Texas Instruments Incorporated | Corrosion-resistant copper-to-aluminum bonds |
US8330272B2 (en) | 2010-07-08 | 2012-12-11 | Tessera, Inc. | Microelectronic packages with dual or multiple-etched flip-chip connectors |
KR20120007839A (ko) | 2010-07-15 | 2012-01-25 | 삼성전자주식회사 | 적층형 반도체 패키지의 제조방법 |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
JP5713598B2 (ja) | 2010-07-20 | 2015-05-07 | 新光電気工業株式会社 | ソケット及びその製造方法 |
US8847376B2 (en) | 2010-07-23 | 2014-09-30 | Tessera, Inc. | Microelectronic elements with post-assembly planarization |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
KR101683814B1 (ko) | 2010-07-26 | 2016-12-08 | 삼성전자주식회사 | 관통 전극을 구비하는 반도체 장치 |
US8580607B2 (en) | 2010-07-27 | 2013-11-12 | Tessera, Inc. | Microelectronic packages with nanoparticle joining |
US8304900B2 (en) | 2010-08-11 | 2012-11-06 | Stats Chippac Ltd. | Integrated circuit packaging system with stacked lead and method of manufacture thereof |
US8076184B1 (en) | 2010-08-16 | 2011-12-13 | Stats Chippac, Ltd. | Semiconductor device and method of forming wafer-level multi-row etched leadframe with base leads and embedded semiconductor die |
US8518746B2 (en) | 2010-09-02 | 2013-08-27 | Stats Chippac, Ltd. | Semiconductor device and method of forming TSV semiconductor wafer with embedded semiconductor die |
US8354297B2 (en) | 2010-09-03 | 2013-01-15 | Stats Chippac, Ltd. | Semiconductor device and method of forming different height conductive pillars to electrically interconnect stacked laterally offset semiconductor die |
US8080445B1 (en) | 2010-09-07 | 2011-12-20 | Stats Chippac, Ltd. | Semiconductor device and method of forming WLP with semiconductor die embedded within penetrable encapsulant between TSV interposers |
US20120063090A1 (en) | 2010-09-09 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling mechanism for stacked die package and method of manufacturing the same |
US8409922B2 (en) | 2010-09-14 | 2013-04-02 | Stats Chippac, Ltd. | Semiconductor device and method of forming leadframe interposer over semiconductor die and TSV substrate for vertical electrical interconnect |
US8415704B2 (en) | 2010-09-22 | 2013-04-09 | Ut-Battelle, Llc | Close-packed array of light emitting devices |
US8349735B2 (en) | 2010-09-22 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive TSV with insulating annular ring |
US9224647B2 (en) | 2010-09-24 | 2015-12-29 | Stats Chippac, Ltd. | Semiconductor device and method of forming TSV interposer with semiconductor die and build-up interconnect structure on opposing surfaces of the interposer |
JP5616739B2 (ja) | 2010-10-01 | 2014-10-29 | 新日鉄住金マテリアルズ株式会社 | 複層銅ボンディングワイヤの接合構造 |
US20120080787A1 (en) | 2010-10-05 | 2012-04-05 | Qualcomm Incorporated | Electronic Package and Method of Making an Electronic Package |
US8618646B2 (en) | 2010-10-12 | 2013-12-31 | Headway Technologies, Inc. | Layered chip package and method of manufacturing same |
CN102024782B (zh) | 2010-10-12 | 2012-07-25 | 北京大学 | 三维垂直互联结构及其制作方法 |
JP2012104790A (ja) | 2010-10-12 | 2012-05-31 | Elpida Memory Inc | 半導体装置 |
JP5591653B2 (ja) | 2010-10-27 | 2014-09-17 | 東和精工株式会社 | ラベル剥離機 |
US8263435B2 (en) | 2010-10-28 | 2012-09-11 | Stats Chippac, Ltd. | Semiconductor device and method of stacking semiconductor die in mold laser package interconnected by bumps and conductive vias |
US8697492B2 (en) | 2010-11-02 | 2014-04-15 | Tessera, Inc. | No flow underfill |
US8525318B1 (en) | 2010-11-10 | 2013-09-03 | Amkor Technology, Inc. | Semiconductor device and fabricating method thereof |
KR101075241B1 (ko) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | 유전체 부재에 단자를 구비하는 마이크로전자 패키지 |
JPWO2012067177A1 (ja) | 2010-11-17 | 2014-05-12 | 株式会社フジクラ | 配線板及びその製造方法 |
KR20120056052A (ko) | 2010-11-24 | 2012-06-01 | 삼성전자주식회사 | 반도체 패키지 |
US8502387B2 (en) | 2010-12-09 | 2013-08-06 | Stats Chippac Ltd. | Integrated circuit packaging system with vertical interconnection and method of manufacture thereof |
US8853558B2 (en) | 2010-12-10 | 2014-10-07 | Tessera, Inc. | Interconnect structure |
US8772817B2 (en) | 2010-12-22 | 2014-07-08 | Cree, Inc. | Electronic device submounts including substrates with thermally conductive vias |
US8736065B2 (en) | 2010-12-22 | 2014-05-27 | Intel Corporation | Multi-chip package having a substrate with a plurality of vertically embedded die and a process of forming the same |
KR101215271B1 (ko) | 2010-12-29 | 2012-12-26 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 구조물 및 반도체 패키지 구조물의 제조 방법 |
US20120184116A1 (en) | 2011-01-18 | 2012-07-19 | Tyco Electronics Corporation | Interposer |
US8766436B2 (en) | 2011-03-01 | 2014-07-01 | Lsi Corporation | Moisture barrier for a wire bond |
US8508045B2 (en) | 2011-03-03 | 2013-08-13 | Broadcom Corporation | Package 3D interconnection and method of making same |
US8841765B2 (en) | 2011-04-22 | 2014-09-23 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
US9508622B2 (en) | 2011-04-28 | 2016-11-29 | Freescale Semiconductor, Inc. | Method for protecting copper wire bonds on aluminum pads of a semiconductor device from corrosion |
KR101128063B1 (ko) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US8476115B2 (en) | 2011-05-03 | 2013-07-02 | Stats Chippac, Ltd. | Semiconductor device and method of mounting cover to semiconductor die and interposer with adhesive material |
US8669646B2 (en) | 2011-05-31 | 2014-03-11 | Broadcom Corporation | Apparatus and method for grounding an IC package lid for EMI reduction |
US9117811B2 (en) | 2011-06-13 | 2015-08-25 | Tessera, Inc. | Flip chip assembly and process with sintering material on metal bumps |
US9006031B2 (en) | 2011-06-23 | 2015-04-14 | Stats Chippac, Ltd. | Semiconductor device and method of forming EWLB package with standoff conductive layer over encapsulant bumps |
KR20130007049A (ko) | 2011-06-28 | 2013-01-18 | 삼성전자주식회사 | 쓰루 실리콘 비아를 이용한 패키지 온 패키지 |
US8476770B2 (en) | 2011-07-07 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for forming through vias |
US9449941B2 (en) | 2011-07-07 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connecting function chips to a package to form package-on-package |
US8487421B2 (en) | 2011-08-01 | 2013-07-16 | Tessera, Inc. | Microelectronic package with stacked microelectronic elements and method for manufacture thereof |
US8937309B2 (en) | 2011-08-08 | 2015-01-20 | Micron Technology, Inc. | Semiconductor die assemblies, semiconductor devices including same, and methods of fabrication |
US20130037929A1 (en) | 2011-08-09 | 2013-02-14 | Kay S. Essig | Stackable wafer level packages and related methods |
US20130040423A1 (en) * | 2011-08-10 | 2013-02-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of Multi-Chip Wafer Level Packaging |
US8988895B2 (en) | 2011-08-23 | 2015-03-24 | Tessera, Inc. | Interconnection elements with encased interconnects |
US20130049218A1 (en) | 2011-08-31 | 2013-02-28 | Zhiwei Gong | Semiconductor device packaging having pre-encapsulation through via formation |
KR101800440B1 (ko) | 2011-08-31 | 2017-11-23 | 삼성전자주식회사 | 다수의 반도체 칩들을 가진 반도체 패키지 및 그 형성 방법 |
US9177832B2 (en) | 2011-09-16 | 2015-11-03 | Stats Chippac, Ltd. | Semiconductor device and method of forming a reconfigured stackable wafer level package with vertical interconnect |
US8816404B2 (en) | 2011-09-16 | 2014-08-26 | Stats Chippac, Ltd. | Semiconductor device and method of forming stacked semiconductor die and conductive interconnect structure through an encapsulant |
KR101900423B1 (ko) | 2011-09-19 | 2018-09-21 | 삼성전자주식회사 | 반도체 메모리 장치 |
EP2769409A1 (en) | 2011-10-03 | 2014-08-27 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
KR101906408B1 (ko) * | 2011-10-04 | 2018-10-11 | 삼성전자주식회사 | 반도체 패키지 및 그 제조 방법 |
US20130087915A1 (en) | 2011-10-10 | 2013-04-11 | Conexant Systems, Inc. | Copper Stud Bump Wafer Level Package |
US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US9105552B2 (en) | 2011-10-31 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
KR101297015B1 (ko) | 2011-11-03 | 2013-08-14 | 주식회사 네패스 | 리드프레임을 이용한 팬-아웃 반도체 패키지 제조방법, 이에 의한 반도체 패키지 및 패키지 온 패키지 |
US9196588B2 (en) | 2011-11-04 | 2015-11-24 | Invensas Corporation | EMI shield |
US8916781B2 (en) | 2011-11-15 | 2014-12-23 | Invensas Corporation | Cavities containing multi-wiring structures and devices |
US8552556B1 (en) | 2011-11-22 | 2013-10-08 | Amkor Technology, Inc. | Wafer level fan out package |
US8912651B2 (en) | 2011-11-30 | 2014-12-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure including stud bulbs and method |
TWI464031B (zh) | 2011-12-14 | 2014-12-11 | Univ Yuan Ze | 抑制柯肯達爾孔洞形成於銲料與銅銲墊之間的方法 |
KR101924388B1 (ko) | 2011-12-30 | 2018-12-04 | 삼성전자주식회사 | 재배선 구조를 갖는 반도체 패키지 |
US8680684B2 (en) | 2012-01-09 | 2014-03-25 | Invensas Corporation | Stackable microelectronic package structures |
US9258922B2 (en) | 2012-01-18 | 2016-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | PoP structures including through-assembly via modules |
KR20130090143A (ko) | 2012-02-03 | 2013-08-13 | 삼성전자주식회사 | 패키지-온-패키지 타입의 반도체 패키지 및 그 제조방법 |
US8742576B2 (en) | 2012-02-15 | 2014-06-03 | Oracle International Corporation | Maintaining alignment in a multi-chip module using a compressible structure |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US20130234317A1 (en) | 2012-03-09 | 2013-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Packaged Semiconductor Devices |
US9082763B2 (en) | 2012-03-15 | 2015-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Joint structure for substrates and methods of forming |
US9842798B2 (en) | 2012-03-23 | 2017-12-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a PoP device with embedded vertical interconnect units |
KR20130111780A (ko) | 2012-04-02 | 2013-10-11 | 삼성전자주식회사 | Emi 차폐부를 갖는 반도체 장치 |
US8922005B2 (en) | 2012-04-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for package on package devices with reversed stud bump through via interconnections |
US8978247B2 (en) | 2012-05-22 | 2015-03-17 | Invensas Corporation | TSV fabrication using a removable handling structure |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9171790B2 (en) | 2012-05-30 | 2015-10-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
US8948712B2 (en) | 2012-05-31 | 2015-02-03 | Skyworks Solutions, Inc. | Via density and placement in radio frequency shielding applications |
US20130323409A1 (en) | 2012-05-31 | 2013-12-05 | Skyworks Solutions, Inc. | Systems and methods for controlling electromagnetic interference for integrated circuit modules |
US8981559B2 (en) | 2012-06-25 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of packaging semiconductor dies |
US8742597B2 (en) | 2012-06-29 | 2014-06-03 | Intel Corporation | Package substrates with multiple dice |
US8653626B2 (en) | 2012-07-18 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures including a capacitor and methods of forming the same |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US10115671B2 (en) | 2012-08-03 | 2018-10-30 | Snaptrack, Inc. | Incorporation of passives and fine pitch through via for package on package |
US8642393B1 (en) | 2012-08-08 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on package devices and methods of forming same |
US8828860B2 (en) | 2012-08-30 | 2014-09-09 | International Business Machines Corporation | Double solder bumps on substrates for low temperature flip chip bonding |
US9443797B2 (en) | 2012-09-14 | 2016-09-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device having wire studs as vertical interconnect in FO-WLP |
US8963339B2 (en) | 2012-10-08 | 2015-02-24 | Qualcomm Incorporated | Stacked multi-chip integrated circuit package |
US8975726B2 (en) | 2012-10-11 | 2015-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | POP structures and methods of forming the same |
KR101419597B1 (ko) | 2012-11-06 | 2014-07-14 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
US9418971B2 (en) | 2012-11-08 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package structure including a thermal isolation material and method of forming the same |
US9412661B2 (en) | 2012-11-21 | 2016-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming package-on-package structure |
US9401338B2 (en) | 2012-11-29 | 2016-07-26 | Freescale Semiconductor, Inc. | Electronic devices with embedded die interconnect structures, and methods of manufacture thereof |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US20140175657A1 (en) | 2012-12-21 | 2014-06-26 | Mihir A. Oka | Methods to improve laser mark contrast on die backside film in embedded die packages |
US8729714B1 (en) | 2012-12-31 | 2014-05-20 | Intel Mobile Communications GmbH | Flip-chip wafer level package and methods thereof |
US9378982B2 (en) | 2013-01-31 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die package with openings surrounding end-portions of through package vias (TPVs) and package on package (PoP) using the die package |
US8940630B2 (en) | 2013-02-01 | 2015-01-27 | Invensas Corporation | Method of making wire bond vias and microelectronic package having wire bond vias |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US8907500B2 (en) | 2013-02-04 | 2014-12-09 | Invensas Corporation | Multi-die wirebond packages with elongated windows |
US20140225248A1 (en) | 2013-02-13 | 2014-08-14 | Qualcomm Incorporated | Power distribution and thermal solution for direct stacked integrated circuits |
US9209081B2 (en) | 2013-02-21 | 2015-12-08 | Freescale Semiconductor, Inc. | Semiconductor grid array package |
US20140239479A1 (en) | 2013-02-26 | 2014-08-28 | Paul R Start | Microelectronic package including an encapsulated heat spreader |
US20140239490A1 (en) | 2013-02-26 | 2014-08-28 | Unimicron Technology Corporation | Packaging substrate and fabrication method thereof |
US9461025B2 (en) | 2013-03-12 | 2016-10-04 | Taiwan Semiconductor Manfacturing Company, Ltd. | Electric magnetic shielding structure in packages |
US9299670B2 (en) | 2013-03-14 | 2016-03-29 | Freescale Semiconductor, Inc. | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
US9419667B2 (en) | 2013-04-16 | 2016-08-16 | Skyworks Solutions, Inc. | Apparatus and methods related to conformal coating implemented with surface mount devices |
KR20140126598A (ko) | 2013-04-23 | 2014-10-31 | 삼성전자주식회사 | 반도체 패키지 및 그 제조 방법 |
KR101771064B1 (ko) | 2013-06-28 | 2017-08-24 | 인텔 아이피 코포레이션 | 주문형 집적 회로(asic) 상의 마이크로 전자기계 시스템(mems) |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
KR102161173B1 (ko) | 2013-08-29 | 2020-09-29 | 삼성전자주식회사 | 패키지 온 패키지 장치 및 이의 제조 방법 |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9012263B1 (en) | 2013-10-31 | 2015-04-21 | Freescale Semiconductor, Inc. | Method for treating a bond pad of a package substrate |
US9379078B2 (en) | 2013-11-07 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D die stacking structure with fine pitches |
KR101631934B1 (ko) | 2013-11-13 | 2016-06-21 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 구조물 및 그 제작 방법 |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9653442B2 (en) | 2014-01-17 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
US9196586B2 (en) | 2014-02-13 | 2015-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package including an embedded surface mount device and method of forming the same |
US9362161B2 (en) | 2014-03-20 | 2016-06-07 | Stats Chippac, Ltd. | Semiconductor device and method of forming 3D dual side die embedded build-up semiconductor package |
US9318452B2 (en) | 2014-03-21 | 2016-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages and methods of forming the same |
US9437459B2 (en) | 2014-05-01 | 2016-09-06 | Freescale Semiconductor, Inc. | Aluminum clad copper structure of an electronic component package and a method of making an electronic component package with an aluminum clad copper structure |
US20150340305A1 (en) | 2014-05-20 | 2015-11-26 | Freescale Semiconductor, Inc. | Stacked die package with redistribution layer |
US10325876B2 (en) | 2014-06-25 | 2019-06-18 | Nxp Usa, Inc. | Surface finish for wirebonding |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
KR101640341B1 (ko) | 2015-02-04 | 2016-07-15 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
-
2013
- 2013-09-16 US US14/027,571 patent/US20150076714A1/en not_active Abandoned
-
2014
- 2014-09-15 TW TW103131875A patent/TWI540693B/zh not_active IP Right Cessation
- 2014-09-15 KR KR1020167009441A patent/KR20160057421A/ko not_active Application Discontinuation
- 2014-09-15 WO PCT/US2014/055695 patent/WO2015039043A2/en active Application Filing
-
2016
- 2016-10-05 US US15/286,086 patent/US10008477B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20170025390A1 (en) | 2017-01-26 |
WO2015039043A2 (en) | 2015-03-19 |
KR20160057421A (ko) | 2016-05-23 |
WO2015039043A3 (en) | 2015-05-07 |
US10008477B2 (en) | 2018-06-26 |
US20150076714A1 (en) | 2015-03-19 |
TWI540693B (zh) | 2016-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI540693B (zh) | 封裝表面具接合元件的微電子元件 | |
JP6291555B2 (ja) | 封止表面に至るワイヤボンドを有するパッケージ・オン・パッケージアセンブリ | |
JP6408986B2 (ja) | Bvaインタポーザ | |
TWI588949B (zh) | 具有整合式承載表面的微電子封裝 | |
TWI419287B (zh) | 用於四面扁平無引線封裝之方法及裝置 | |
KR100743342B1 (ko) | 반도체 장치의 제조 방법 | |
US20110074037A1 (en) | Semiconductor device | |
KR20010014882A (ko) | 반도체 장치 및 그 제조 방법 | |
TW200414387A (en) | Stack package and fabricating method thereof | |
KR20120001626A (ko) | 반도체 패키지 및 그 제조 방법 | |
US8217517B2 (en) | Semiconductor device provided with wire that electrically connects printed wiring board and semiconductor chip each other | |
US10872845B2 (en) | Process for manufacturing a flip chip semiconductor package and a corresponding flip chip package | |
US20090321920A1 (en) | Semiconductor device and method of manufacturing the same | |
US20100320598A1 (en) | Semiconductor device and fabrication method thereof | |
JP2012015446A (ja) | 半導体装置の製造方法 | |
JP4894159B2 (ja) | 半導体装置及びその製造方法 | |
JP2007150346A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
US20240105664A1 (en) | Package structure and method of manufacturing the same | |
US20230005830A1 (en) | Semiconductor apparatus | |
JP5170134B2 (ja) | 半導体装置及びその製造方法 | |
JP5177910B2 (ja) | 半導体装置及びその製造方法 | |
KR101178840B1 (ko) | 반도체 패키지용 기판, 이를 이용한 반도체 패키지 및 이를 이용한 반도체 패키지의 제조방법 | |
KR100425766B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
JP2004055937A (ja) | 半導体装置およびその製造方法 | |
JP2008021710A (ja) | 半導体モジュールならびにその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |