SG139753A1 - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- SG139753A1 SG139753A1 SG200800506-8A SG2008005068A SG139753A1 SG 139753 A1 SG139753 A1 SG 139753A1 SG 2008005068 A SG2008005068 A SG 2008005068A SG 139753 A1 SG139753 A1 SG 139753A1
- Authority
- SG
- Singapore
- Prior art keywords
- insulating layer
- electrodes
- wiring portion
- semiconductor chip
- semiconductor device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54406—Marks applied to semiconductor devices or parts comprising alphanumeric information
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54433—Marks applied to semiconductor devices or parts containing identification or tracking information
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05171—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05559—Shape in side view non conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
- H01L2224/14132—Square or rectangular array being non uniform, i.e. having a non uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/81122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/8113—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/81132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01066—Dysprosium [Dy]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01067—Holmium [Ho]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004072375A JP2005260128A (ja) | 2004-03-15 | 2004-03-15 | 半導体素子及びそれを備えたウエハレベル・チップサイズ・パッケージ |
JP2004080837A JP2005268623A (ja) | 2004-03-19 | 2004-03-19 | 半導体素子及び回路基板並びにそれらを用いた実装構造 |
JP2004158984A JP4179225B2 (ja) | 2004-05-28 | 2004-05-28 | 半導体装置及びこれを備えた半導体ユニット |
JP2004172562A JP4345584B2 (ja) | 2004-06-10 | 2004-06-10 | 半導体素子の製造方法、及び、ウエハレベル・チップサイズ・パッケージの製造方法 |
JP2004173986A JP4049127B2 (ja) | 2004-06-11 | 2004-06-11 | 半導体装置の製造方法 |
JP2004351806A JP4103888B2 (ja) | 2004-12-03 | 2004-12-03 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG139753A1 true SG139753A1 (en) | 2008-02-29 |
Family
ID=34923540
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200800506-8A SG139753A1 (en) | 2004-03-15 | 2005-03-10 | Semiconductor device |
SG200501504A SG115753A1 (en) | 2004-03-15 | 2005-03-10 | Semiconductor element and wafer level chip size package therefor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200501504A SG115753A1 (en) | 2004-03-15 | 2005-03-10 | Semiconductor element and wafer level chip size package therefor |
Country Status (5)
Country | Link |
---|---|
US (1) | US7830011B2 (ko) |
KR (4) | KR100686986B1 (ko) |
CN (1) | CN1681117A (ko) |
SG (2) | SG139753A1 (ko) |
TW (1) | TWI264828B (ko) |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006059839A (ja) * | 2004-08-17 | 2006-03-02 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
KR100856977B1 (ko) * | 2004-11-11 | 2008-09-04 | 야마하 가부시키가이샤 | 반도체 장치, 반도체 웨이퍼, 칩 사이즈 패키지, 및 그제조 및 검사 방법 |
JP2006351772A (ja) * | 2005-06-15 | 2006-12-28 | Fujifilm Holdings Corp | 半導体チップの識別情報記録方法及び撮像装置 |
JP5100032B2 (ja) * | 2005-06-27 | 2012-12-19 | ラピスセミコンダクタ株式会社 | 基板の表面改質方法及び半導体装置の製造方法 |
EP1772731A3 (de) * | 2005-10-07 | 2007-08-08 | Micronas GmbH | Integrierte Sensoranordnung |
US20070107514A1 (en) * | 2005-10-07 | 2007-05-17 | Micronas Gmbh | Integrated sensor arrangement |
TWI261888B (en) * | 2005-11-08 | 2006-09-11 | Advanced Semiconductor Eng | Wafer structure with solder bump and method for producing the same |
JP4668814B2 (ja) * | 2006-03-08 | 2011-04-13 | Okiセミコンダクタ株式会社 | 半導体装置 |
JP4903014B2 (ja) * | 2006-05-18 | 2012-03-21 | ローム株式会社 | 半導体装置 |
JP2009542029A (ja) * | 2006-06-26 | 2009-11-26 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 小さいパッシベーション層の開口を有するフリップチップ相互接続 |
JP4431901B2 (ja) * | 2007-01-19 | 2010-03-17 | セイコーエプソン株式会社 | 半導体装置 |
US8088670B2 (en) * | 2007-04-18 | 2012-01-03 | Shin-Etsu Chemical Co., Ltd. | Method for manufacturing bonded substrate with sandblast treatment |
JP5627835B2 (ja) | 2007-11-16 | 2014-11-19 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
KR100910231B1 (ko) * | 2007-11-30 | 2009-07-31 | 주식회사 하이닉스반도체 | 웨이퍼 레벨 반도체 패키지 및 이의 제조 방법 |
US7651021B2 (en) * | 2007-12-28 | 2010-01-26 | Intel Corporation | Microball attachment using self-assembly for substrate bumping |
US8258615B2 (en) * | 2008-03-07 | 2012-09-04 | Mediatek Inc. | Semiconductor device and fabricating method thereof |
JP2009283617A (ja) * | 2008-05-21 | 2009-12-03 | Sumco Corp | 半導体ウェーハ |
JP2009283616A (ja) * | 2008-05-21 | 2009-12-03 | Sumco Corp | 半導体ウェーハ |
JP2009283615A (ja) * | 2008-05-21 | 2009-12-03 | Sumco Corp | 半導体ウェーハ |
KR101030356B1 (ko) | 2008-12-08 | 2011-04-20 | 삼성전기주식회사 | 반도체 패키지의 제조 방법 |
KR101026425B1 (ko) * | 2009-01-12 | 2011-04-07 | 삼성전기주식회사 | 웨이퍼 레벨 패키지 및 그 제조방법 |
KR101026427B1 (ko) * | 2009-01-12 | 2011-04-07 | 삼성전기주식회사 | 웨이퍼 레벨 패키지 및 그 제조방법 |
JP5731972B2 (ja) * | 2009-06-03 | 2015-06-10 | 倉敷紡績株式会社 | ヒドロキシルラジカル含有水供給方法、及び、ヒドロキシルラジカル含有水供給装置 |
JP5342960B2 (ja) * | 2009-08-17 | 2013-11-13 | ラピスセミコンダクタ株式会社 | 半導体装置の製造方法及び半導体装置 |
FR2957748B1 (fr) * | 2010-03-16 | 2012-09-07 | St Microelectronics Grenoble 2 | Composant electronique a montage en surface |
KR101124568B1 (ko) * | 2010-05-31 | 2012-03-16 | 주식회사 하이닉스반도체 | 반도체 칩, 이를 포함하는 적층 칩 구조의 반도체 패키지 |
KR101180813B1 (ko) | 2011-01-18 | 2012-09-07 | 엘지전자 주식회사 | 태양 전지 |
US8932443B2 (en) | 2011-06-07 | 2015-01-13 | Deca Technologies Inc. | Adjustable wafer plating shield and method |
US9464362B2 (en) | 2012-07-18 | 2016-10-11 | Deca Technologies Inc. | Magnetically sealed wafer plating jig system and method |
JP2012256737A (ja) * | 2011-06-09 | 2012-12-27 | Sony Corp | 半導体装置及び半導体装置の製造方法 |
US8598691B2 (en) * | 2011-09-09 | 2013-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of manufacturing and packaging thereof |
KR101323925B1 (ko) * | 2012-03-30 | 2013-10-31 | 주식회사 네패스 | 반도체 패키지 및 그 제조 방법 |
CN102925347B (zh) * | 2012-08-29 | 2016-01-20 | 张楚凡 | 半导体芯片、半导体酶芯片及筛选目标酶的方法 |
US9148962B2 (en) * | 2013-01-02 | 2015-09-29 | International Business Machines Corporation | Heat transfer device for wave soldering |
WO2014197244A1 (en) * | 2013-06-07 | 2014-12-11 | 3M Innovative Properties Company | Techniques for forming recess in substrate and articles including recesses |
US9177897B1 (en) | 2013-06-28 | 2015-11-03 | Stats Chippac Ltd. | Integrated circuit packaging system with trace protection layer and method of manufacture thereof |
US9620480B1 (en) * | 2013-06-28 | 2017-04-11 | STATS ChipPAC Pte. Ltd | Integrated circuit packaging system with unplated leadframe and method of manufacture thereof |
US9190349B1 (en) | 2013-06-28 | 2015-11-17 | Stats Chippac Ltd. | Integrated circuit packaging system with leadframe and method of manufacture thereof |
US9461190B2 (en) * | 2013-09-24 | 2016-10-04 | Optiz, Inc. | Low profile sensor package with cooling feature and method of making same |
KR20150054502A (ko) * | 2013-11-12 | 2015-05-20 | 삼성전자주식회사 | 자성체를 갖는 반도체 소자 및 관련된 설비 |
CN103632991B (zh) * | 2013-12-12 | 2016-05-18 | 宁波芯健半导体有限公司 | 一种叠层芯片的晶圆级铜凸块封装方法 |
TWI515843B (zh) * | 2013-12-16 | 2016-01-01 | 南茂科技股份有限公司 | 晶片封裝結構 |
US9791470B2 (en) * | 2013-12-27 | 2017-10-17 | Intel Corporation | Magnet placement for integrated sensor packages |
JP2016051889A (ja) * | 2014-08-29 | 2016-04-11 | 京セラサーキットソリューションズ株式会社 | 配線基板およびそのコード情報の認識方法 |
US9711474B2 (en) * | 2014-09-24 | 2017-07-18 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package structure with polymeric layer and manufacturing method thereof |
JP6598037B2 (ja) * | 2015-07-01 | 2019-10-30 | パナソニックIpマネジメント株式会社 | 半導体装置 |
CN108292653B (zh) * | 2015-09-25 | 2022-11-08 | 英特尔公司 | 用来使封装集成电路管芯互连的方法、设备和系统 |
KR102450326B1 (ko) * | 2015-10-06 | 2022-10-05 | 삼성전자주식회사 | 반도체 칩, 이의 제조방법, 및 이를 포함하는 반도체 패키지 |
KR102389772B1 (ko) | 2015-12-03 | 2022-04-21 | 삼성전자주식회사 | 반도체 장치 및 이의 제조 방법 |
WO2017149983A1 (ja) * | 2016-03-01 | 2017-09-08 | ソニー株式会社 | 半導体装置、電子モジュール、電子機器、および半導体装置の製造方法 |
JP6839938B2 (ja) | 2016-07-25 | 2021-03-10 | 旭化成エレクトロニクス株式会社 | 半導体装置、磁気検出装置、半導体装置の製造方法および電子コンパス |
US10157885B2 (en) * | 2016-07-29 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure having magnetic bonding between substrates |
KR102050130B1 (ko) * | 2016-11-30 | 2019-11-29 | 매그나칩 반도체 유한회사 | 반도체 패키지 및 그 제조 방법 |
JP2019161046A (ja) | 2018-03-14 | 2019-09-19 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置、撮像装置、および電子機器 |
JP6829701B2 (ja) * | 2018-03-28 | 2021-02-10 | 株式会社日立製作所 | 超音波探触子およびそれを用いた超音波計測装置 |
KR102542573B1 (ko) | 2018-09-13 | 2023-06-13 | 삼성전자주식회사 | 재배선 기판, 이의 제조 방법, 및 이를 포함하는 반도체 패키지 |
JP2020061406A (ja) * | 2018-10-05 | 2020-04-16 | 株式会社村田製作所 | 半導体装置 |
JP7088224B2 (ja) * | 2019-03-19 | 2022-06-21 | 株式会社デンソー | 半導体モジュールおよびこれに用いられる半導体装置 |
US11721657B2 (en) | 2019-06-14 | 2023-08-08 | Stmicroelectronics Pte Ltd | Wafer level chip scale package having varying thicknesses |
CN111058006B (zh) * | 2019-12-11 | 2021-07-27 | 江苏长电科技股份有限公司 | 一种bga电磁屏蔽产品的磁控溅射方法 |
KR102515126B1 (ko) * | 2021-05-06 | 2023-03-29 | 주식회사 지니틱스 | 카메라 모듈의 반도체 패키지 |
Family Cites Families (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6279652A (ja) | 1985-10-03 | 1987-04-13 | Nitsuko Corp | 電子部品の表示形成方法 |
JPH02125412A (ja) | 1988-11-04 | 1990-05-14 | Yamaha Corp | バーコード付き物品とその製法 |
JPH02134894A (ja) | 1988-11-16 | 1990-05-23 | Seiko Epson Corp | 磁力による電子部品の回路基板への装着方法 |
JP2819807B2 (ja) | 1990-09-03 | 1998-11-05 | 富士通株式会社 | 冷却モジュール |
JPH04113690A (ja) | 1990-09-03 | 1992-04-15 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
JPH07123101B2 (ja) | 1990-09-14 | 1995-12-25 | 株式会社東芝 | 半導体装置 |
JP3057130B2 (ja) | 1993-02-18 | 2000-06-26 | 三菱電機株式会社 | 樹脂封止型半導体パッケージおよびその製造方法 |
JPH0778828A (ja) * | 1993-09-08 | 1995-03-20 | Toshiba Corp | 半導体装置 |
US5991156A (en) * | 1993-12-20 | 1999-11-23 | Stmicroelectronics, Inc. | Ball grid array integrated circuit package with high thermal conductivity |
JP2699938B2 (ja) | 1995-06-30 | 1998-01-19 | 日本電気株式会社 | プリント板ユニット |
JPH09213696A (ja) | 1996-02-02 | 1997-08-15 | Hitachi Ltd | 半導体装置 |
JPH09246416A (ja) | 1996-03-08 | 1997-09-19 | Shinko Electric Ind Co Ltd | 半導体装置 |
JPH09320911A (ja) | 1996-05-27 | 1997-12-12 | Mitsubishi Electric Corp | 被識別機能付き半導体基板 |
JP3627428B2 (ja) | 1997-02-25 | 2005-03-09 | カシオ計算機株式会社 | 半導体装置 |
JP2856193B2 (ja) | 1997-05-15 | 1999-02-10 | 日本電気株式会社 | マルチチップモジュールの実装構造体 |
US6225695B1 (en) | 1997-06-05 | 2001-05-01 | Lsi Logic Corporation | Grooved semiconductor die for flip-chip heat sink attachment |
JPH1145951A (ja) | 1997-07-25 | 1999-02-16 | Nippon Steel Corp | 半導体パッケージ及び半導体パッケージの識別方法 |
JPH1167998A (ja) | 1997-08-19 | 1999-03-09 | Matsushita Electric Ind Co Ltd | Cspとbgaと半導体装置 |
JPH1187428A (ja) | 1997-09-12 | 1999-03-30 | Toyo Seimitsu Kogyo Kk | 半導体装置の外部端子およびその製造方法 |
JP3566848B2 (ja) | 1997-12-26 | 2004-09-15 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
JPH11354578A (ja) | 1998-06-11 | 1999-12-24 | Casio Comput Co Ltd | 半導体装置及びその製造方法 |
JP3602968B2 (ja) | 1998-08-18 | 2004-12-15 | 沖電気工業株式会社 | 半導体装置およびその基板接続構造 |
JP2000114129A (ja) | 1998-10-09 | 2000-04-21 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2000188359A (ja) | 1998-12-24 | 2000-07-04 | Sumitomo Metal Electronics Devices Inc | 半導体パッケージ |
JP4111293B2 (ja) | 1999-01-07 | 2008-07-02 | 東京応化工業株式会社 | リブ加工用反射防止膜形成溶液、それを塗布したリブ形成用積層体およびリブパターンの形成方法 |
JP2000216184A (ja) | 1999-01-25 | 2000-08-04 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
JP3720998B2 (ja) | 1999-02-08 | 2005-11-30 | ローム株式会社 | チップオンチップの半導体チップおよび半導体装置 |
JP2001077236A (ja) | 1999-09-07 | 2001-03-23 | Casio Comput Co Ltd | 半導体装置及びその接合構造 |
JP2001085285A (ja) | 1999-09-13 | 2001-03-30 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2001094000A (ja) | 1999-09-21 | 2001-04-06 | Fuji Photo Film Co Ltd | 半導体装置 |
JP2001110951A (ja) | 1999-10-08 | 2001-04-20 | Hitachi Ltd | 半導体装置およびその製造方法 |
JP3692874B2 (ja) | 1999-12-10 | 2005-09-07 | カシオ計算機株式会社 | 半導体装置およびそれを用いた接合構造 |
JP3502800B2 (ja) * | 1999-12-15 | 2004-03-02 | 新光電気工業株式会社 | 半導体装置の製造方法 |
JP2001244372A (ja) | 2000-03-01 | 2001-09-07 | Seiko Epson Corp | 半導体装置およびその製造方法 |
JP3548082B2 (ja) | 2000-03-30 | 2004-07-28 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
JP3446826B2 (ja) * | 2000-04-06 | 2003-09-16 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
KR20020000692A (ko) * | 2000-06-28 | 2002-01-05 | 박종섭 | 웨이퍼 레벨 패키지 |
JP2002057433A (ja) | 2000-08-08 | 2002-02-22 | Rohm Co Ltd | チップ型電子部品及びこれを用いた実装構造 |
JP2002064161A (ja) | 2000-08-21 | 2002-02-28 | Ibiden Co Ltd | 半導体チップ及びその製造方法 |
JP2002064163A (ja) | 2000-08-21 | 2002-02-28 | Ibiden Co Ltd | 半導体チップ |
JP4856821B2 (ja) | 2000-09-06 | 2012-01-18 | 三洋電機株式会社 | 半導体装置 |
JP2002299341A (ja) | 2001-03-29 | 2002-10-11 | Seiko Epson Corp | 配線パターンの形成方法、半導体装置及びその製造方法、回路基板並びに電子機器 |
JP2002329815A (ja) | 2001-05-01 | 2002-11-15 | Sony Corp | 半導体装置と、その製造方法、及びその製造装置 |
JP3866073B2 (ja) | 2001-10-10 | 2007-01-10 | 株式会社フジクラ | 半導体パッケージ |
JP3813079B2 (ja) | 2001-10-11 | 2006-08-23 | 沖電気工業株式会社 | チップサイズパッケージ |
SG104279A1 (en) * | 2001-11-02 | 2004-06-21 | Inst Of Microelectronics | Enhanced chip scale package for flip chips |
JP3877150B2 (ja) | 2002-01-28 | 2007-02-07 | 日本電気株式会社 | ウェーハレベル・チップスケール・パッケージの製造方法 |
JP4416376B2 (ja) | 2002-05-13 | 2010-02-17 | 富士通株式会社 | 半導体装置及びその製造方法 |
JP2004012783A (ja) | 2002-06-06 | 2004-01-15 | Tokyo Ohka Kogyo Co Ltd | 剥離液及び剥離方法 |
JP2004031755A (ja) | 2002-06-27 | 2004-01-29 | Denso Corp | 半導体装置 |
JP3804797B2 (ja) * | 2002-10-11 | 2006-08-02 | セイコーエプソン株式会社 | 半導体装置及びその製造方法 |
JP4082220B2 (ja) | 2003-01-16 | 2008-04-30 | セイコーエプソン株式会社 | 配線基板、半導体モジュールおよび半導体モジュールの製造方法 |
JP2005203695A (ja) | 2004-01-19 | 2005-07-28 | Casio Micronics Co Ltd | 半導体装置およびその製造方法 |
-
2005
- 2005-03-10 US US11/076,055 patent/US7830011B2/en not_active Expired - Fee Related
- 2005-03-10 SG SG200800506-8A patent/SG139753A1/en unknown
- 2005-03-10 SG SG200501504A patent/SG115753A1/en unknown
- 2005-03-11 TW TW094107609A patent/TWI264828B/zh not_active IP Right Cessation
- 2005-03-11 CN CNA2005100741688A patent/CN1681117A/zh active Pending
- 2005-03-14 KR KR1020050021177A patent/KR100686986B1/ko not_active IP Right Cessation
-
2006
- 2006-10-23 KR KR1020060102739A patent/KR20060121777A/ko active Search and Examination
- 2006-12-04 KR KR1020060121567A patent/KR100834206B1/ko not_active IP Right Cessation
-
2007
- 2007-05-01 KR KR1020070042278A patent/KR20070064564A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
KR100834206B1 (ko) | 2008-05-30 |
KR20070064564A (ko) | 2007-06-21 |
KR20070007002A (ko) | 2007-01-12 |
KR100686986B1 (ko) | 2007-02-26 |
US7830011B2 (en) | 2010-11-09 |
CN1681117A (zh) | 2005-10-12 |
TW200601576A (en) | 2006-01-01 |
TWI264828B (en) | 2006-10-21 |
US20050199995A1 (en) | 2005-09-15 |
KR20060121777A (ko) | 2006-11-29 |
KR20060043622A (ko) | 2006-05-15 |
SG115753A1 (en) | 2005-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG139753A1 (en) | Semiconductor device | |
TW200603358A (en) | Direct connection multi-chip semiconductor element structure | |
TW200707682A (en) | Packaged integrated circuit with enhanced thermal dissipation | |
SG152981A1 (en) | Wafer level package integration and method | |
SG153721A1 (en) | Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layer | |
HK1073389A1 (en) | Semiconductor device and method of manufacturing the same | |
HK1086386A1 (en) | Stackable semiconductor device and method of manufacturing the same | |
TW200620607A (en) | Flip chip and wire bond semiconductor package | |
TW200644135A (en) | Method for fabricating a wafer level package having through wafer vias for external package connectivity and related structure | |
TW200705519A (en) | Semiconductor package without chip carrier and fabrication method thereof | |
HK1067788A1 (en) | A semiconductor device and its manufacturing method | |
TW200707676A (en) | Thin IC package for improving heat dissipation from chip backside | |
SG153718A1 (en) | System and apparatus for wafer level integration of components | |
TW200511534A (en) | Tape circuit substrate and semiconductor chip package using the same | |
TW200743199A (en) | Bonding pad structure and semiconductor chip | |
TW200603352A (en) | Semiconductor device | |
TW200503200A (en) | Chip package structur | |
TW200620585A (en) | Semiconductor package structure and method for fabricating the same | |
TWI256708B (en) | Flip-chip package, and flip-chip packaging method | |
TW200629439A (en) | Chip structure and wafer structure | |
TW200616199A (en) | Semiconductor device | |
TW200509342A (en) | Chip structure | |
TWI264830B (en) | Chip package | |
TW200623374A (en) | Semiconductor device and method of arranging pad thereof | |
TW200603373A (en) | Circuit board structure integrated with chip and method for fabricating the same |