TWI385734B - 形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法 - Google Patents

形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法 Download PDF

Info

Publication number
TWI385734B
TWI385734B TW096103708A TW96103708A TWI385734B TW I385734 B TWI385734 B TW I385734B TW 096103708 A TW096103708 A TW 096103708A TW 96103708 A TW96103708 A TW 96103708A TW I385734 B TWI385734 B TW I385734B
Authority
TW
Taiwan
Prior art keywords
gate
channel
mask
layer
forming
Prior art date
Application number
TW096103708A
Other languages
English (en)
Other versions
TW200737363A (en
Inventor
Young Pil Kim
Kunal R Parekh
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of TW200737363A publication Critical patent/TW200737363A/zh
Application granted granted Critical
Publication of TWI385734B publication Critical patent/TWI385734B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Memories (AREA)
  • Thin Film Transistor (AREA)

Description

形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法
本發明係關於場效電晶體及其元件之製造。
場效電晶體係用於積體電路(例如：邏輯電路、記憶體電路及記憶體電路之控制電路)中之常見器件。該等器件通常包括一對在其之間容納有一通道區域之源極區域/汲極區域。一導電閘極運作地靠近該通道區域設置，且藉由一閘極介電區域自此處隔開。施加一合適電壓至導電閘極，在源極/汲極區域之間經由通道區域形成電流。
僅舉例而言，閘極之導電材料可形成於半導電材料上方或之上或半導電材料中所形成之開孔內且舉例而言無論是塊單晶基板材料內還是絕緣體上半導體材料內。當形成於半導電材料之溝道或其他開孔中時，該等導電材料之某些被稱作凹進存取裝置。此時，在基板之半導電材料上設置遮罩材料並經圖案化以在該基板內形成閘極線溝道。在如此形成溝道之情況下，移除遮罩材料，且然後藉由(舉例而言)熱氧化該溝道內暴露之半導電材料，在溝道開孔中形成閘極介電質。然後沈積閘極材料以過度填充該等溝道。然後通常使用微影蝕刻法及蝕刻法圖案化該等溝道外部接納之閘極材料以在亦接納閘極材料之溝道上方形成所期望之閘極輪廓。
通常，閘極材料圖案化在該等溝道上方形成與底層溝道同寬或極為接近之閘極線。光罩欠對準可不合意地將所期望閘極線圖案之一邊緣置於先前所蝕刻溝道之側面邊界內。此極其不可取，乃因閘極圖案蝕刻可蝕刻到溝道內之閘極材料，最終導致電路故障或至少導致不能接受之器件組態及效能。
雖然本發明之動機係解決上文所標識之問題，但其絕不受此限制。本發明僅受未對本說明書做解釋性或其他限制性參考之文字表達之隨附申請專利範圍及根據等效原則限制。
本發明包括：形成場效電晶體之方法、形成場效電晶體閘極之方法、形成包括一電晶體閘極陣列及該閘極陣列週邊之電路之積體電路之方法及形成包含一具有第一閘極及第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法。在一實施方案中，一種形成一場效電晶體之方法包括在一基板之半導電材料上方形成遮罩材料。經由該遮罩材料且進入到該半導電材料內部形成一溝道。在該半導電材料內之溝道中形成閘極介電材料。在該遮罩材料內之溝道中且在該閘極介電材料上方半導電材料內之溝道中沈積閘極材料。形成源極/汲極區域。
在一實施方案中，一種形成一場效電晶體閘極之方法包括在一基板之半導電材料上方形成一含有氮化矽之遮罩材料。經由該含有氮化矽之遮罩材料且進入到該半導電材料內部形成一溝道。在形成進入到該半導電材料內部之溝道後移除該遮罩材料之氮化矽。在移除該遮罩材料之氮化矽之前，在該半導電材料內之溝道中形成閘極介電材料。在該閘極介電材料上方該半導電材料內之溝道中沈積閘極材料。
在一實施方案中，一種形成包括一電晶體閘極陣列及該閘極陣列週邊之電路的積體電路之方法包括在一基板之半導電材料上方形成遮罩材料。經由該遮罩材料且進入到該半導電材料內形成陣列電路溝道。在遮罩材料內該等陣列電路溝道中及該半導電材料內該等陣列電路溝道中沈積陣列閘極材料。在沈積該陣列閘極材料之後，經由該遮罩材料形成週邊電路溝道。在該遮罩材料內該等週邊電路溝道中沈積週邊電路閘極材料。
在一實施方案中，一種形成包括一電晶體閘極陣列及該閘極陣列週邊之電路的積體電路之方法包括在一基板之半導電材料上方形成遮罩材料。經由該遮罩材料且進入到該半導電材料內形成陣列電路溝道。在遮罩材料內該等陣列電路溝道中及該半導電材料內該等陣列電路溝道中沈積陣列閘極材料。經由該陣列閘極材料且經由該遮罩材料形成週邊電路溝道。在該陣列閘極材料及該遮罩材料內該等週邊電路溝道中沈積週邊電路閘極材料。
在一實施方案中，一種形成場效電晶體閘極之方法包括在一基板之半導電材料上方形成遮罩材料。該基板包括一溝道隔離區。在一共同遮罩步驟中，經由該遮罩材料且進入到該半導電材料內部形成一第一溝道且經由該溝道隔離區上方該遮罩材料形成一第二接地絕緣閘極溝道。在一共同沈積步驟中，在該等第一溝道及第二溝道內沈積閘極材料。
在一實施方案中，一種形成包含具有第一閘極與第二接地絕緣閘極電晶體閘極陣列的積體電路之方法包括在一基板之半導電材料上方形成遮罩材料。該基板包括多個溝道隔離區。經由該遮罩材料且進入到該等第一閘極之該半導電材料內形成第一溝道。經由該等溝道隔離區上方之遮罩材料形成第二接地絕緣閘極溝道。在該等第一溝道及第二溝道內沈積閘極材料。
本發明亦涵蓋其他態樣及實施方案。
提交本發明之揭示內容係為促進美國專利法之"以促進科學及有用技術之進步"(條款1，部分8)的憲法目的。
本發明包括：形成場效電晶體閘極之方法、形成場效電晶體之方法及形成具有一電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法。該內容主要參照形成包括一電晶體閘極陣列及該閘極陣列週邊之電路之積體電路而繼續，而技術人員將理解本發明之態樣亦可用於形成一單個場效電晶體及多個場效電晶體及其一個或多個場效電晶體閘極。
開始參照圖1，一般使用參考符號10指示製程中之一半導體基板。在本文件之上下文中，術語"半導體基板"或"半導電基板"被定義為意旨包括半導電材料之任何結構，該半導電材料包括但不限於諸如半導電晶圓(單獨或在於其上包括其他材料之組件中)及半導電材料層(單獨或在包括其他材料之組件中)之塊狀半導電材料。術語"基板"係指任一支撐結構，其包括但不限於上文所述之半導電基板。所繪示基板10包括一陣列區域或區12及閘極陣列區域12週邊之一週邊電路區域14，在陣列區域12內將製造一場效電晶體閘極陣列。僅舉例而言，陣列區域12可用於製造記憶體電路，舉例而言DRAM電路，而週邊電路區域14可包括用於運作/控制陣列區域12內記憶體電路之控制電路。本發明當然涵蓋替代組態，舉例而言在邏輯電路、控制電路或其他電路內應用閘極陣列及場效電晶體。
所繪示基板10包括半導電材料11，舉例而言塊狀單晶矽。本發明當然亦涵蓋其他半導電材料基板，舉例而言絕緣體上半導電基板且無論已存在或尚未被開發。理想上，半導電材料11適合背底摻雜或經摻雜以形成一經摻雜井以成為一合適之電導類型及濃度。已相對於半導電基板材料11製造出實例性較佳之溝道隔離區13、15、16、17及18。
參照圖2，已在基板10之半導電材料11上形成遮罩材料20。所繪示遮罩材料20包括：一最內部墊氧化層22(自30埃至100埃之實例性較佳厚度範圍)、一接納於材料22上具有不同於材料22組成之組成的遮罩層24(自50埃至300埃之一較佳實例性厚度範圍)及一形成於遮罩層24上且具有不同於遮罩層24之材料的材料之遮罩層26(自1,000埃至3,000埃之一實例性較佳厚度範圍)。所有或部分遮罩材料20可能犧牲，因此最終被自該基板上移除。因此，遮罩材料20之某些部分或全部可能係電絕緣、半導電或導電之任一者。用於層24之一實例性較佳材料係氮化矽，而用於層26之一實例性較佳材料係未經摻雜之二氧化矽。另一實例性替代實施例(且舉例而言)形成包括二氧化矽之層24及包括氮化矽之層26。無論如何且因此僅在一個較佳實施方案中，遮罩材料20包括二氧化矽及氮化矽，且在一更佳實施例中包括接納於氮化矽上之二氧化矽。
在一較佳實施方案中，可考量層26包括一外部絕緣材料層且可考量層24包括一內部絕緣材料層，其中可相對於該內部絕緣材料層選擇性地蝕刻該外部絕緣材料層，且與是否在內部絕緣材料層24內部接納另一絕緣材料層(例如層22)無關。在一較佳實施方案中，外部絕緣材料層26較內部絕緣材料層24為厚，且在所示之一個較佳實施方案中，外部絕緣材料層26接觸內部絕緣材料層24。另外在所繪示之實例性實施例中，外部絕緣材料層26至少在遮罩材料20圖案化結束時係係遮罩材料20之最外部材料。另外，在僅一實例性實施方案中，層24較佳地厚於層22。
參照圖3，已藉由遮罩材料20形成陣列電路溝道28。一實例性較佳技術包括使用一個或多個光阻劑層或其他層(未顯示)之微影蝕刻圖案化及蝕刻。圖3繪示該等光阻劑層或其他層已在遮罩材料20上移除，當然在圖3之處理結束時在應用微影蝕刻之處保留部分或全部光阻劑層或其他層。
參照圖4，已將遮罩材料20用作一遮罩以形成進入到半導電材料11內之陣列電路溝道30。因此在一較佳實施例中，使用一單個遮罩步驟(舉例而言，使用微影蝕刻)形成所繪示之溝道28及30。半導電材料11內溝道30之一實例性較佳深度範圍自其一外表面係自300埃至2,500埃。
參照圖5，已在半導電材料11內之溝道30中形成閘極介電材料32。在一較佳實施方案中，藉由溝道30內半導電材料11之熱氧化來形成閘極介電材料32之至少一主要部分。雖然所繪示之實例性實施例實質上繪示已藉由熱氧化形成所有該等閘極介電材料，但本發明當然亦涵蓋對陣列溝道30內之材料11進行或不進行熱氧化之情況下沈積閘極介電材料。
參照圖6，已在遮罩材料20內之陣列電路溝道28內及在半導電材料11內之陣列電路溝道30內及在閘極介電材料32上沈積陣列閘極材料34。較佳地，將陣列閘極材料34沈積成至少填充溝道28及30，且最佳地沈積成過度充填該等溝道，且亦沈積閘極材料34來覆蓋遮罩材料20。實例性較佳材料34包括導電摻雜型半導電材料，例如在沈積期間或隨後原位摻雜之導電摻雜型多晶矽。亦可使用其他導電材料，例如導電金屬或金屬化合物，但在該製程中在此處其他導電材料並非首選。
參照圖7，在沈積陣列閘極材料34之後，已經由遮罩材料20(在所繪示之實施例中，其中在遮罩材料20上接納材料34)及亦經由陣列閘極材料34形成週邊電路溝道36。圖7亦在一實施方案中繪示經由(舉例而言)一個或多個溝道隔離區上方陣列區12內遮罩材料20之一接地閘極溝道37之製造。在本文件之上下文中，一接地閘極係一絕緣閘極，其被製造成接納於至少某些場隔離上且保持接地或其他合適電位以用於提供一隔離功能，以便排除或減少場隔離區下方或周圍之寄生場效電晶體電流之形成。若需要，溝道36、37之部分或全部可製造成蝕刻/延伸進入半導電材料11及/或場/溝道隔離材料之材料內。
參照圖7及圖8，溝道36、37之較佳實施例較佳地暴露出基板10之半導電材料11。圖8繪示一較佳實施方案，其中在週邊電路溝道36內所暴露之半導電材料11上形成一閘極介電層38。可藉由(僅舉例而言)一熱氧化形成閘極介電層，其中該閘極介電層之至少大部分包括經氧化之半導電材料(如圖所示)。此作業當然亦可在基板材料11經熱氧化或未經熱氧化之情況下與一閘極介電層之沈積組合或由閘極介電層之沈積所替代。此外，在所繪示之實例性實施例中，閘極介電層38實質上亦形成於陣列閘極材料34上方(且如圖所示在上面)，且如下文所述，隨後通常將其自陣列閘極材料34上方移除。無論如何，閘極介電材料38可與陣列電路溝道30之閘極介電材料32相同或不同，藉此使電路不同區域之閘極介電質最佳化可行。形成溝道36及37之一較佳方式係(舉例而言)使用微影蝕刻在對兩類溝道之形成一樣之一單個遮罩步驟中。在某些實施方案中，可根本不形成溝道36及37之一者或兩者，或在其他時間形成(若形成)，在下文僅以實例形式在可能之可能替代實施例中進行說明。
無論如何，圖7繪示一實例性較佳實施例，其中在該相同遮罩步驟中形成該陣列之接地閘極溝道及週邊電路溝道。此外，當然亦可在週邊電路區域14內製造接地閘極溝道。
參照圖9，已在遮罩材料20內之週邊電路溝道36內且(在所繪示之實例性實施例中)在亦形成於陣列閘極材料34內之相應週邊電路溝道內沈積週邊電路閘極材料40。閘極材料40可與材料34相同或不同，藉此使為不同閘極形成之導電閘極材料之導電類型及/或功函之最佳化可行。此外在所繪示之實例性實施例中，在接地閘極之製造中亦使用週邊電路閘極材料40，亦在接地閘極溝道37內沈積閘極材料40。在所繪示之實例性較佳實施例中，將週邊電路閘極材料40沈積成一如下厚度：使用週邊電路閘極材料40至少填滿且較佳地過度充填週邊電路溝道36且至少填滿且較佳地過度充填接地閘極溝道37。
參照圖10，已相對於遮罩材料20選擇性地移除陣列閘極材料34、週邊電路閘極材料40及兩者之間的介電層38，且外露遮罩材料20，以有效地隔離遮罩材料20及如此形成之半導電材料11內各自溝道中之各自閘極材料。在本文件之上下文中，選擇性移除需要以移除一個材料相對於另一個材料以2：1或更大之比率移除(舉例而言藉由蝕刻或其他方法)。在所繪示之實例性實施例中，該移除已有效地使形成於遮罩材料20內所繪示溝道28、36及37中之閘極材料34及40凹進。實例性較佳技術包括化學機械拋光、光阻劑回蝕或定時化學蝕刻之任一者或組合。此處，舉例而言，材料34及40包括多晶矽，且遮罩材料20之外層26包括氮化矽，一能夠在一定時蝕刻中形成圖10結構之實例性蝕刻化學包括氫氧化四甲銨，隨後將其暴露於一氫氟酸溶液中。
參照圖11，一實例性更高導電層42(即一難熔金屬、其他金屬或金屬矽)已經沈積及拋光或回蝕，隨後沈積一絕緣金屬層44，然後對絕緣金屬層44進行拋光或其他回蝕。在一實例性較佳實施例中，絕緣金屬層44藉此以絕緣材料44帽蓋遮罩材料20內之凹進閘極材料34及40。在一較佳實施例中，絕緣材料44具有與遮罩材料20之其中由絕緣材料形成之內層24之組成相同之組成。因此，僅舉例而言，材料44及24可包括氮化矽，其中材料26包括二氧化矽，或在一較佳實施例中相反。
參照圖12，且僅在一較佳實施例中，已相對於內層24選擇性地蝕刻掉遮罩材料20之外層26，且帽蓋接納於凹進閘極材料34及40上之絕緣材料44。在一較佳實施方案中，本發明之一態樣包括當使用閘極介電材料時，在移除遮罩材料之氮化矽之前，在該等溝道內形成閘極介電材料(舉例而言材料32)。
參照圖13，且僅在一較佳實施例中，如圖所示，已在基板10上沈積較佳地具有與遮罩材料20內部絕緣材料層24之組成相同組成的絕緣材料50。
參照圖14，已各向異性地蝕刻掉材料50及材料24，有效地在閘極材料34、40及42周圍形成絕緣側壁間隔層52。可在該製程早期或此時移除墊氧化層22(當使用墊氧化層時)之部分或全部，或可將其部分保留為最終電路構造之一部分。無論如何，在一較佳實施例中，本發明之態樣包括在已沈積至少閘極材料34之後的某時刻移除遮罩材料之至少大部分。在大多數較佳實施例中，此類形成場效電晶體閘極、場效電晶體及電晶體閘極陣列及閘極陣列週邊電路之方法較佳地在沈積閘極材料34、38及42之任一者或其組合之後不對其進行微影蝕刻圖案化。
圖14繪示源極/汲極區域56之製造，其中源極/汲極區域56大部分較佳地形成於基板10之半導電材料11內。在上述處理步驟之任一者期間，可藉由一個合適之電導增強型摻雜劑之離子植入中之一者或其組合來形成源極/汲極區域56。此外，在上述處理之任一者期間，當然可實施其他通道、通道填塞或其他植入(無論已存在或尚未形成)。
本發明當然亦涵蓋替代實施例，而本發明僅由字面措辭的申請專利範圍來限制，而不自其他申請專利範圍、圖式或說明書中讀取限制。僅舉例而言，現在將說明若干實例性替代實施例。參照圖15，其繪示一對應於圖4中關於第一所述實施例之所繪示處理之半導體基板10a或其替代物。已使用所說明第一實施例中之相同編號，若需要，藉助後綴"a"或不同之編號以示區別。圖15繪示基板片斷10a，其包括在其中形成陣列電路溝道28及30之相同遮罩步驟中經由該陣列中之遮罩材料20之接地閘極溝道37a之形成。另外，僅舉例而言，在所繪示之實施例中，接地閘極溝道37a已形成為延伸進入該等溝道隔離區(例如溝道隔離區15)內。
參照圖16，已形成閘極介電材料32，且已將閘極材料34a沈積至接地閘極溝道37a內。
參照圖17，後繼處理已發生至各向異性地蝕刻絕緣側壁間隔層52及源極/汲極區域56之製造的階段。在其他方面，處理、材料等均較佳按照圖1－14所述第一實施例中所提供。
進一步僅舉例而言，參照圖18及19說明關於一基板片斷10b之另一實例性實施例處理。已使用所述第一及第二實施例中之相同編號，若需要，藉助後綴"b"或不同編號以示區別。圖18在處理程序上對應於圖4之處理，且其中已形成與陣列電路溝道28、30之形成相當之一個或多個週邊電路溝道36b。可能較佳地使用週邊電路溝道，其中期望週邊之電路及陣列電路之某些電晶體係相同之電導類型及/或功函數及/或其他所期望之性質。
圖19繪示隨後之閘極介電質32之製造、閘極材料34b之沈積及隨後對遮罩材料20b及閘極材料34b之圖案化以形成(僅舉例而言)接地閘極溝道37b及另一個週邊電路溝道36b。因此，可與陣列電路溝道之形成相當地形成部分週邊電路溝道。可(舉例而言)類似於或不同於關於圖8－14之繪示及說明發生隨後之處理。
圖20(僅舉例而言)繪示關於一基板片斷10c之替代實例性處理。已使用上述實施例中之相同編號，若需要，藉助後綴"c"或不同編號以示區別。圖20繪示一處理，藉由該處理已使用一獨立於製造所繪示剖面上任何其他線性溝道之遮罩步驟製造出陣列溝道28、30。在此之後，已在一共用遮罩步驟中製造接地閘極隔離溝道37及一週邊之電路閘極溝道70，且在其上沈積閘極材料40c。爾後，已經由遮罩材料20及先前所沈積之閘極材料實施另一遮罩，以形成另一個週邊電路溝道74。已形成閘極介電質71(舉例而言藉由關於閘極介電質材料製造之上述製程之任一者)。隨後，已沈積閘極材料76，閘極材料76可與上述實例性閘極材料之任一者相同或不同。在其他方面，處理隨後可理想地與關於(舉例而言)圖8－14所繪示及說明之上述實施例相同或不同地繼續。
本發明之態樣亦涵蓋一種形成場效電晶體閘極之方法，其包括在該基板之半導電材料上形成遮罩材料，且其中該基板包括一溝道隔離區。僅舉例而言，實例性實施例係彼等上述實施例。在一共用遮罩步驟中，經由遮罩材料形成一第一溝道，且進入該半導電材料內，且經由該場隔離區上方之該遮罩材料形成一第二接地絕緣閘極溝道。一較佳實施方案中之一遮罩步驟包括微影蝕刻。此外在一實施方案中，在所述共用遮罩步驟期間可將該第二接地絕緣閘極溝道製造成延伸進入該場隔離區內。
隨後在一共用沈積步驟中，在該第一溝道及該第二溝道內沈積閘極材料。此共用沈積步驟較佳地使用閘極材料至少填充且較佳地過度充填該等第一溝道及第二溝道。在一較佳實施方案中，在沈積閘極材料之後移除遮罩材料之至少大部分。在一較佳實施方案中，在沈積閘極材料之後，該製程不對閘極材料進行任何微影蝕刻圖案化。在一實施方案中，所沈積之閘極材料以閘極材料覆蓋該遮罩材料，且該製程進一步包括相對於該遮罩材料選擇性地移除該閘極材料並暴露出該遮罩材料，以有效地隔離該等第一溝道與第二溝道內之閘極材料。
在一實施方案中，本發明之一態樣囊括一種形成包含具有第一閘極與第二接地絕緣閘極電晶體閘極陣列的積體電路之方法。在一基板之半導電材料上方形成遮罩材料，且該基板包括多個溝道隔離區。經由遮罩材料且進入第一閘極之半導電材料內部形成第一溝道。經由對應於該第二接地絕緣閘極之場隔離區上方之遮罩材料形成第二接地絕緣閘極溝道。在該等第一溝道及第二溝道內沈積閘極材料。
可同時或不同時(舉例而言，一個在另一個的前面或後面)形成該等第一溝道及第二溝道。第二溝道可形成於場隔離區內部或僅接納於場隔離區外部。
可在相同沈積步驟或在不同沈積步驟中發生閘極材料在第一溝道與第二溝道內之沈積。此外，可在相同沈積步驟中進行閘極材料在第一溝道與第二溝道內之部分沈積，且可在不同沈積步驟中發生在第一溝道與第二溝道內閘極材料之另一部分沈積。無論如何且較佳地，閘極材料之沈積使用閘極材料至少填充且更佳地過度充填該等第一溝道與第二溝道。在其他方面，處理較佳按照上文關於其他實施例之說明。
按照條例，已使用在結構及組織特徵上或多或少特定之語言風格說明瞭本發明。然而，應瞭解本發明並不限定於所示及所說明之該等具體特徵，乃因本文所揭示之方法包括實施本發明之較佳形式。因此，以本發明根據等效原則適當解釋之隨附申請專利範圍適當範疇內之形式或修改之任一者來主張本發明。
10．．．半導體基板
10a．．．半導體基板
10b．．．半導體基板
10c．．．半導體基板
11．．．半導電材料
12．．．陣列區域或區
13．．．溝道隔離區
14．．．週邊電路區域
15．．．溝道隔離區
16．．．溝道隔離區
17．．．溝道隔離區
18．．．溝道隔離區
20．．．遮罩材料
20b．．．遮罩材料
22．．．最內部墊氧化層
24．．．內部絕緣材料層
26．．．外部絕緣材料層
28．．．陣列電路溝道
30．．．陣列電路溝道
32．．．閘極介電材料
34．．．陣列閘極材料
34a．．．閘極材料
34b．．．閘極材料
36．．．週邊電路溝道
36b．．．週邊電路溝道
37．．．接地閘極溝道
37a．．．接地閘極溝道
37b．．．接地閘極溝道
38．．．閘極介電層
40．．．週邊電路閘極材料
40c．．．閘極材料
42．．．更高導電層
44．．．絕緣金屬層
50．．．絕緣材料
52．．．絕緣側壁間隔層
56．．．源極/汲極區域
70．．．電路閘極溝道
71．．．閘極介電質
74．．．週邊電路溝道
76．．．閘極材料
上文已參照以下隨附圖式說明本發明之較佳實施例。
圖1係根據本發明一態樣在製程中之一半導體基板片斷之示意性剖面圖。
圖2係繼圖1所示步驟後一處理步驟處圖1基板片斷之視圖。
圖3係繼圖2所示步驟後一處理步驟處圖2基板片斷之視圖。
圖4係繼圖3所示步驟後一處理步驟處圖3基板片斷之視圖。
圖5係繼圖4所示步驟後一處理步驟處圖4基板片斷之視圖。
圖6係繼圖5所示步驟後一處理步驟處圖5基板片斷之視圖。
圖7係繼圖6所示步驟後一處理步驟處圖6基板片斷之視圖。
圖8係繼圖7所示步驟後一處理步驟處圖7基板片斷之視圖。
圖9係繼圖8所示步驟後一處理步驟處圖8基板片斷之視圖。
圖10係繼圖9所示步驟後一處理步驟處圖9基板片斷之視圖。
圖11係繼圖10所示步驟後一處理步驟處圖10基板片斷之視圖。
圖12係繼圖11所示步驟後一處理步驟處圖11基板片斷之視圖。
圖13係繼圖12所示步驟後一處理步驟處圖12基板片斷之視圖。
圖14係繼圖13所示步驟後一處理步驟處圖13基板片斷之視圖。
圖15係根據本發明一態樣在製程中一替代實施例半導體基板片斷之一示意性剖面圖。
圖16係繼圖15所示步驟後一處理步驟處圖15基板片斷之視圖。
圖17係繼圖16所示步驟後一處理步驟處圖16基板片斷之視圖。
圖18係根據本發明一態樣在製程中另一替代實施例半導體基板片斷之一示意性剖面圖。
圖19係繼圖18所示步驟後一處理步驟處圖18基板片斷之視圖。
圖20係根據本發明一態樣在製程中另一替代實施例半導體基板片斷之一示意性剖面圖。
10b．．．半導體基板
11．．．半導電材料
13．．．溝道隔離區
15．．．溝道隔離區
16．．．溝道隔離區
17．．．溝道隔離區
18．．．溝道隔離區
20．．．遮罩材料
20b．．．遮罩材料
22．．．最內部墊氧化層
24．．．內部絕緣材料層
26．．．外部絕緣材料層
30．．．陣列電路溝道
32．．．閘極介電材料
34b．．．閘極材料
36b．．．週邊電路溝道
37b．．．接地閘極溝道

Claims (29)

  1. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料係由一最外部材料、一最內部層及一中間層等三種材料所組成，該最外部材料包含二氧化矽與氮化矽的其中之一，該最內部層包含墊氧化物，該中間層包含氮化矽及二氧化矽的其中之一；透過該遮罩材料且進入該半導電材料內形成一溝道；當該最外部材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道中且在該閘極介電材料上方該半導電材料內之該溝道中沈積閘極材料；在該最外部材料存在的情況下，使該閘極材料凹進，以具有一被接納於該遮罩材料內之該溝道中之平面的最外部表面，該平面的最外部表面完全橫跨該遮罩材料中之該溝道；在使該閘極材料凹進之後，移除該遮罩材料之至少大部分；及形成源極/汲極區域。
  2. 如請求項1之方法，其中該遮罩材料包括接納於氮化矽材料上之二氧化矽。
  3. 如請求項1之方法，其中形成該閘極介電材料之至少大部分包括對該溝道內之該半導電材料進行熱氧化。
  4. 如請求項1之方法，其中該閘極材料之該沈積係至少填 充該遮罩材料內之該溝道及該半導電材料內之該溝道。
  5. 如請求項1之方法，其中該閘極材料之該沈積係過度充填該遮罩材料內之該溝道及該半導電材料內之該溝道。
  6. 如請求項1之方法，其中在該基板之該半導電材料內形成該等源極/汲極區域。
  7. 如請求項1之方法，在閘極材料之沈積之後不對該閘極材料進行微影蝕刻圖案化。
  8. 如請求項1之方法，其中沈積該閘極材料以用該閘極材料覆蓋該遮罩材料，且包括相對於該遮罩材料選擇性地移除該閘極材料且暴露該遮罩材料，以有效地隔離該遮罩材料內之該溝道及該半導電材料內該溝道中之該閘極材料。
  9. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料係由一最外部絕緣材料層、一中間絕緣層及一內部絕緣材料層等三層所組成，可相對於該內部絕緣材料層選擇性地蝕刻該最外部絕緣材料層；透過該遮罩材料且進入該半導電材料內形成一溝道；當該最外部絕緣材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道及該閘極介電材料上方該半導電材料內之該溝道中沈積閘極材料；在該最外部絕緣材料存在的情況下，使該遮罩材料內 該溝道中之該閘極材料凹進；相對於該內部絕緣材料層及接納於該凹進閘極材料上方之該帽蓋絕緣材料選擇性地蝕刻掉該最外部絕緣材料層；在蝕刻掉該最外部絕緣材料層之後，沈積其組成與該內部絕緣材料層相同之帽蓋絕緣材料；各向異性地蝕刻該組成與該內部絕緣材料層之組成相同之帽蓋絕緣材料，以有效地圍繞該閘極材料形成絕緣側壁間隔層；及形成源極/汲極區域。
  10. 如請求項9之方法，其中該最外部絕緣材料層厚於該內部絕緣材料層。
  11. 如請求項9之方法，其中該最外部絕緣材料層接觸該內部絕緣材料層。
  12. 如請求項9之方法，其進一步包括接納於該內部絕緣材料層內之另一個絕緣材料層。
  13. 如請求項9之方法，其中該最外部絕緣材料層包括二氧化矽且該內部絕緣材料層包括氮化矽。
  14. 如請求項9之方法，其中該最外部絕緣材料層包括氮化矽且該內部絕緣材料層包括二氧化矽。
  15. 如請求項9之方法，其中該閘極材料之該沈積使該閘極材料至少填充該遮罩材料內之該溝道及該半導電材料內之該溝道。
  16. 如請求項9之方法，其中在該基板之該半導電材料內形 成該等源極/汲極區域。
  17. 如請求項9之方法，在該閘極材料之沈積之後不對該閘極材料進行微影蝕刻圖案化。
  18. 如請求項1之方法，其中該遮罩材料具有兩種不同組成，該閘極材料之該平面的最外部表面係與該兩種不同組成之一內部的一平面的最外部表面共平面。
  19. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料具有一蓋過該半導體材料之厚度，該遮罩材料係由一最外部絕緣材料、一最內部絕緣材料及一中間絕緣材料所組成；形成一透過該遮罩材料且進入該半導電材料內之溝道；當該最外部材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道及該半導電材料內之該溝道中該閘極介電材料上方沈積閘極材料；在該最外部絕緣材料存在的情況下，使該閘極材料凹進，以具有一被完全接納於該遮罩材料之該覆蓋厚度內之該溝道中的平面的最外部表面，該平面的最外部表面完全橫跨該遮罩材料中之該溝道；在使該閘極材料凹進之後，移除該遮罩材料之至少大部分；及形成源極/汲極區域。
  20. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料係由一最外部絕緣材料、一最內部絕緣材料及一中間絕緣材料層所組成；形成一透過該遮罩材料且進入該半導電材料內之溝道；當該最外部材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道中且在該半導電材料內之該溝道中該閘極介電材料上方沈積閘極材料；在該最外部絕緣材料存在的情況下，使該閘極材料凹進，以具有一被接納於該遮罩材料內之該溝道中之平面的最外部表面，該平面的最外部表面完全橫跨該遮罩材料中之該溝道，該閘極材料凹進後在該半導體材料與該遮罩材料內之溝道中具有T形之側向橫截面；在使該閘極材料凹進之後，移除該遮罩材料之至少大部分；及形成源極/汲極區域。
  21. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料係由一最外部絕緣材料層、一中間絕緣材料層及一內部絕緣材料層，可相對於該內部絕緣材料層選擇性地蝕刻該最外部絕緣材料層；形成一透過該遮罩材料且進入該半導電材料內之溝 道；當該最外部絕緣材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道及該半導電材料內之該溝道中該閘極介電材料上方及該遮罩材料之該最外部絕緣材料上方沈積閘極材料；在該最外部絕緣材料存在的情況下，使該遮罩材料內該溝道中之該閘極材料凹進；使用絕緣材料覆蓋該遮罩材料內該溝道中之該凹進閘極材料；相對於該內部絕緣材料層及接納於該凹進閘極材料上方之該帽蓋絕緣材料選擇性地蝕刻掉該外部絕緣材料層；在蝕刻掉該外部絕緣材料層之後，沈積其組成與該內部絕緣材料層相同之絕緣材料；各向異性地蝕刻該組成與該內部絕緣材料層之組成相同之絕緣材料，以有效地圍繞該閘極材料形成絕緣側壁間隔層；及形成源極/汲極區域。
  22. 一種形成一場效電晶體之方法，其包括：在一基板之半導電材料上方形成遮罩材料，該遮罩材料係由一最外部絕緣材料、一內部絕緣材料層及一中間絕緣材料層所組成； 形成一透過該遮罩材料且進入該半導電材料內之溝道；當該最外部材料存在於該基板之該半導體材料上方時，在該半導電材料內之該溝道中形成閘極介電材料；在該遮罩材料內之該溝道及該半導電材料內之該溝道中該閘極介電材料上方沈積閘極材料；在該最外部絕緣材料存在的情況下，使該閘極材料凹進，以具有一被接納於該遮罩材料內之該溝道中之最外部表面；使用絕緣用材料覆蓋該遮罩材料內該溝道中之該凹進閘極材料；在使用絕緣用材料覆蓋該遮罩材料內該溝道中之該凹進閘極材料後，移除該遮罩材料之至少大部分；在移除之後，在該基板上方沈積絕緣材料；各向異性地蝕刻該絕緣材料以圍繞該閘極材料形成絕緣側壁間隔層；及形成源極/汲極區域。
  23. 如請求項22之方法，其中該絕緣用材料與該絕緣材料之組成相同。
  24. 如請求項1之方法，其中該閘極介電材料覆蓋於該半導體材料中之溝道之一基底及側壁上。
  25. 如請求項9之方法，其中該閘極介電材料覆蓋於該半導體材料中之溝道之一基底及側壁上。
  26. 如請求項19之方法，其中該閘極介電材料覆蓋於該半導 體材料中之溝道之一基底及側壁上。
  27. 如請求項20之方法，其中該閘極介電材料覆蓋於該半導體材料中之溝道之一基底及側壁上。
  28. 如請求項21之方法，其中該閘極介電材料覆蓋於該半導體材料中之溝道之一基底及側壁上。
  29. 如請求項22之方法，其中該閘極介電材料覆蓋於該半導體材料中之溝道之一基底及側壁上。
TW096103708A 2006-02-02 2007-02-01 形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法 TWI385734B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/346,914 US7700441B2 (en) 2006-02-02 2006-02-02 Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates

Publications (2)

Publication Number Publication Date
TW200737363A TW200737363A (en) 2007-10-01
TWI385734B true TWI385734B (zh) 2013-02-11

Family

ID=38093430

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096103708A TWI385734B (zh) 2006-02-02 2007-02-01 形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法

Country Status (8)

Country Link
US (3) US7700441B2 (zh)
EP (1) EP1979937B1 (zh)
JP (1) JP5163959B2 (zh)
KR (1) KR101010475B1 (zh)
CN (2) CN101375381B (zh)
SG (2) SG177967A1 (zh)
TW (1) TWI385734B (zh)
WO (1) WO2007111771A2 (zh)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7547945B2 (en) 2004-09-01 2009-06-16 Micron Technology, Inc. Transistor devices, transistor structures and semiconductor constructions
US7384849B2 (en) 2005-03-25 2008-06-10 Micron Technology, Inc. Methods of forming recessed access devices associated with semiconductor constructions
US7282401B2 (en) 2005-07-08 2007-10-16 Micron Technology, Inc. Method and apparatus for a self-aligned recessed access device (RAD) transistor gate
US7867851B2 (en) 2005-08-30 2011-01-11 Micron Technology, Inc. Methods of forming field effect transistors on substrates
US7700441B2 (en) 2006-02-02 2010-04-20 Micron Technology, Inc. Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates
US7602001B2 (en) 2006-07-17 2009-10-13 Micron Technology, Inc. Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells
US7772632B2 (en) 2006-08-21 2010-08-10 Micron Technology, Inc. Memory arrays and methods of fabricating memory arrays
US7589995B2 (en) 2006-09-07 2009-09-15 Micron Technology, Inc. One-transistor memory cell with bias gate
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
JP5628471B2 (ja) * 2007-12-10 2014-11-19 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置及び半導体装置の製造方法
US8859367B2 (en) 2010-07-09 2014-10-14 Micron Technology, Inc. Gate constructions of recessed access devices and methods of forming gate constructions of recessed access devices
KR101129922B1 (ko) * 2010-07-15 2012-03-23 주식회사 하이닉스반도체 반도체 소자 및 그 형성방법
KR101205118B1 (ko) * 2011-03-11 2012-11-26 에스케이하이닉스 주식회사 반도체 소자 및 그 제조 방법
US9673102B2 (en) 2011-04-01 2017-06-06 Micron Technology, Inc. Methods of forming vertical field-effect transistor with self-aligned contacts for memory devices with planar periphery/array and intermediate structures formed thereby
KR20130064290A (ko) * 2011-12-08 2013-06-18 에스케이하이닉스 주식회사 반도체 소자 및 그 제조 방법
JP6299102B2 (ja) * 2012-08-07 2018-03-28 株式会社デンソー 炭化珪素半導体装置およびその製造方法
CN109427808B (zh) * 2017-08-30 2021-04-02 旺宏电子股份有限公司 半导体存储元件及其制造方法
CN114420640B (zh) * 2020-10-28 2024-10-18 长鑫存储技术有限公司 半导体结构的制备方法及半导体结构

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5567634A (en) * 1995-05-01 1996-10-22 National Semiconductor Corporation Method of fabricating self-aligned contact trench DMOS transistors

Family Cites Families (296)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5681974A (en) 1979-12-07 1981-07-04 Toshiba Corp Manufacture of mos type semiconductor device
KR920010461B1 (ko) 1983-09-28 1992-11-28 가부시끼가이샤 히다찌세이사꾸쇼 반도체 메모리와 그 제조 방법
JPH0626251B2 (ja) * 1984-11-27 1994-04-06 アメリカン テレフオン アンド テレグラフ カムパニ− 溝トランジスタ
GB2190789B (en) 1986-04-17 1990-05-09 Plessey Co Plc System for optically coupling components of integrated circuits
US4722910A (en) 1986-05-27 1988-02-02 Analog Devices, Inc. Partially self-aligned metal contact process
US4835741A (en) 1986-06-02 1989-05-30 Texas Instruments Incorporated Frasable electrically programmable read only memory cell using a three dimensional trench floating gate
US5160491A (en) 1986-10-21 1992-11-03 Texas Instruments Incorporated Method of making a vertical MOS transistor
JPS63183691A (ja) 1987-01-26 1988-07-29 Mitsubishi Electric Corp 半導体記憶装置
FR2625044B1 (fr) * 1987-12-18 1990-08-31 Commissariat Energie Atomique Transistor mos a extremite d'interface dielectrique de grille/substrat relevee et procede de fabrication de ce transistor
US4979004A (en) 1988-01-29 1990-12-18 Texas Instruments Incorporated Floating gate memory cell and device
US4931409A (en) 1988-01-30 1990-06-05 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device having trench isolation
US5014110A (en) 1988-06-03 1991-05-07 Mitsubishi Denki Kabushiki Kaisha Wiring structures for semiconductor memory device
JPH0294477A (ja) 1988-09-30 1990-04-05 Toshiba Corp 半導体装置及びその製造方法
US5108938A (en) 1989-03-21 1992-04-28 Grumman Aerospace Corporation Method of making a trench gate complimentary metal oxide semiconductor transistor
US5021355A (en) * 1989-05-22 1991-06-04 International Business Machines Corporation Method of fabricating cross-point lightly-doped drain-source trench transistor
US5107459A (en) 1990-04-20 1992-04-21 International Business Machines Corporation Stacked bit-line architecture for high density cross-point memory cell array
JPH0834302B2 (ja) 1990-04-21 1996-03-29 株式会社東芝 半導体記憶装置
US5013680A (en) 1990-07-18 1991-05-07 Micron Technology, Inc. Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography
US5244824A (en) 1990-09-05 1993-09-14 Motorola, Inc. Trench capacitor and transistor structure and method for making the same
US5047117A (en) 1990-09-26 1991-09-10 Micron Technology, Inc. Method of forming a narrow self-aligned, annular opening in a masking layer
US5289030A (en) 1991-03-06 1994-02-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with oxide layer
US5122848A (en) 1991-04-08 1992-06-16 Micron Technology, Inc. Insulated-gate vertical field-effect transistor with high current drive and minimum overlap capacitance
KR940006679B1 (ko) 1991-09-26 1994-07-25 현대전자산업 주식회사 수직형 트랜지스터를 갖는 dram셀 및 그 제조방법
US5467305A (en) 1992-03-12 1995-11-14 International Business Machines Corporation Three-dimensional direct-write EEPROM arrays and fabrication methods
US5254218A (en) 1992-04-22 1993-10-19 Micron Technology, Inc. Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer
US5573837A (en) 1992-04-22 1996-11-12 Micron Technology, Inc. Masking layer having narrow isolated spacings and the method for forming said masking layer and the method for forming narrow isolated trenches defined by said masking layer
JP2748072B2 (ja) 1992-07-03 1998-05-06 三菱電機株式会社 半導体装置およびその製造方法
US5281548A (en) 1992-07-28 1994-01-25 Micron Technology, Inc. Plug-based floating gate memory
JP2889061B2 (ja) 1992-09-25 1999-05-10 ローム株式会社 半導体記憶装置およびその製法
JP3311070B2 (ja) * 1993-03-15 2002-08-05 株式会社東芝 半導体装置
US5358879A (en) 1993-04-30 1994-10-25 Loral Federal Systems Company Method of making gate overlapped lightly doped drain for buried channel devices
WO1994027325A1 (en) 1993-05-07 1994-11-24 Vlsi Technology, Inc. Integrated circuit structure and method
JPH0778977A (ja) * 1993-09-09 1995-03-20 Toshiba Corp 半導体装置
KR0141218B1 (ko) 1993-11-24 1998-07-15 윤종용 고집적 반도체장치의 제조방법
US5514604A (en) * 1993-12-08 1996-05-07 General Electric Company Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making
US5532089A (en) 1993-12-23 1996-07-02 International Business Machines Corporation Simplified fabrication methods for rim phase-shift masks
KR100362751B1 (ko) 1994-01-19 2003-02-11 소니 가부시끼 가이샤 반도체소자의콘택트홀및그형성방법
US5964750A (en) 1994-03-15 1999-10-12 Medolas Gesellschaft Fuer Medizintechnik Gmbh Laser catheter for bypass surgery
JP2658870B2 (ja) 1994-04-22 1997-09-30 日本電気株式会社 半導体記憶装置およびその製造方法
US5413949A (en) 1994-04-26 1995-05-09 United Microelectronics Corporation Method of making self-aligned MOSFET
US5446299A (en) 1994-04-29 1995-08-29 International Business Machines Corporation Semiconductor random access memory cell on silicon-on-insulator with dual control gates
US5841611A (en) 1994-05-02 1998-11-24 Matsushita Electric Industrial Co., Ltd. Magnetoresistance effect device and magnetoresistance effect type head, memory device, and amplifying device using the same
KR0151195B1 (ko) 1994-09-13 1998-10-01 문정환 박막 트랜지스터의 구조 및 제조방법
US5753947A (en) 1995-01-20 1998-05-19 Micron Technology, Inc. Very high-density DRAM cell structure and method for fabricating it
US5574621A (en) 1995-03-27 1996-11-12 Motorola, Inc. Integrated circuit capacitor having a conductive trench
DE19519160C1 (de) 1995-05-24 1996-09-12 Siemens Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
DE19524092C2 (de) 1995-07-01 1997-08-07 Hewlett Packard Gmbh Verfahren und Vorrichtung zum Komprimieren und Anzeigen digitaler Daten, insbesondere der Herzfrequenz von Kardiotokographen
JPH0982918A (ja) 1995-09-19 1997-03-28 Toshiba Corp 半導体記憶装置およびその製造方法
KR0179175B1 (ko) 1995-10-05 1999-03-20 문정환 반도체 메모리 장치 및 제조방법
US5854501A (en) 1995-11-20 1998-12-29 Micron Technology, Inc. Floating gate semiconductor device having a portion formed with a recess
US6420786B1 (en) 1996-02-02 2002-07-16 Micron Technology, Inc. Conductive spacer in a via
JP2751909B2 (ja) * 1996-02-26 1998-05-18 日本電気株式会社 半導体装置の製造方法
US6090700A (en) 1996-03-15 2000-07-18 Vanguard International Semiconductor Corporation Metallization method for forming interconnects in an integrated circuit
JP3219677B2 (ja) 1996-03-28 2001-10-15 三洋電機株式会社 ロッド選別システム
JP3226548B2 (ja) 1996-05-21 2001-11-05 シーメンス アクチエンゲゼルシヤフト 薄膜多層コンデンサ
JPH1022476A (ja) 1996-07-02 1998-01-23 Sony Corp 容量素子
US5792687A (en) 1996-08-01 1998-08-11 Vanguard International Semiconductor Corporation Method for fabricating high density integrated circuits using oxide and polysilicon spacers
TW304290B (en) 1996-08-16 1997-05-01 United Microelectronics Corp The manufacturing method for semiconductor memory device with capacitor
TW308727B (en) 1996-08-16 1997-06-21 United Microelectronics Corp Semiconductor memory device with capacitor (4)
US5739066A (en) 1996-09-17 1998-04-14 Micron Technology, Inc. Semiconductor processing methods of forming a conductive gate and line
US5714786A (en) 1996-10-31 1998-02-03 Micron Technology, Inc. Transistors having controlled conductive spacers, uses of such transistors and methods of making such transistors
US5998256A (en) 1996-11-01 1999-12-07 Micron Technology, Inc. Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry
JP4056588B2 (ja) 1996-11-06 2008-03-05 富士通株式会社 半導体装置及びその製造方法
US5714412A (en) 1996-12-02 1998-02-03 Taiwan Semiconductor Manufacturing Company, Ltd Multi-level, split-gate, flash memory cell and method of manufacture thereof
KR19980064176A (ko) 1996-12-17 1998-10-07 윌리엄비.켐플러 집적 회로 유전체
JP4053647B2 (ja) 1997-02-27 2008-02-27 株式会社東芝 半導体記憶装置及びその製造方法
US5792690A (en) 1997-05-15 1998-08-11 Vanguard International Semiconductor Corporation Method of fabricating a DRAM cell with an area equal to four times the used minimum feature
US6337497B1 (en) 1997-05-16 2002-01-08 International Business Machines Corporation Common source transistor capacitor stack
US6054355A (en) * 1997-06-30 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device which includes forming a dummy gate
US6150687A (en) 1997-07-08 2000-11-21 Micron Technology, Inc. Memory cell having a vertical transistor with buried source/drain and dual gates
US6072209A (en) 1997-07-08 2000-06-06 Micro Technology, Inc. Four F2 folded bit line DRAM cell structure having buried bit and word lines
US6191470B1 (en) 1997-07-08 2001-02-20 Micron Technology, Inc. Semiconductor-on-insulator memory cell with buried word and body lines
US5909618A (en) 1997-07-08 1999-06-01 Micron Technology, Inc. Method of making memory cell with vertical transistor and buried word and body lines
US5869359A (en) * 1997-08-20 1999-02-09 Prabhakar; Venkatraman Process for forming silicon on insulator devices having elevated source and drain regions
US6380026B2 (en) 1997-08-22 2002-04-30 Micron Technology, Inc. Processing methods of forming integrated circuitry memory devices, methods of forming DRAM arrays, and related semiconductor masks
JP3502531B2 (ja) * 1997-08-28 2004-03-02 株式会社ルネサステクノロジ 半導体装置の製造方法
DE19801095B4 (de) 1998-01-14 2007-12-13 Infineon Technologies Ag Leistungs-MOSFET
US5963469A (en) 1998-02-24 1999-10-05 Micron Technology, Inc. Vertical bipolar read access for low voltage memory cell
US6246083B1 (en) 1998-02-24 2001-06-12 Micron Technology, Inc. Vertical gain cell and array for a dynamic random access memory
US6097065A (en) 1998-03-30 2000-08-01 Micron Technology, Inc. Circuits and methods for dual-gated transistors
US6259142B1 (en) 1998-04-07 2001-07-10 Advanced Micro Devices, Inc. Multiple split gate semiconductor device and fabrication method
US6696746B1 (en) 1998-04-29 2004-02-24 Micron Technology, Inc. Buried conductors
US5972754A (en) 1998-06-10 1999-10-26 Mosel Vitelic, Inc. Method for fabricating MOSFET having increased effective gate length
US6767789B1 (en) 1998-06-26 2004-07-27 International Business Machines Corporation Method for interconnection between transfer devices and storage capacitors in memory cells and device formed thereby
US6458925B1 (en) 1998-08-03 2002-10-01 University Of Maryland, Baltimore Peptide antagonists of zonulin and methods for use of the same
KR100304717B1 (ko) 1998-08-18 2001-11-15 김덕중 트렌치형게이트를갖는반도체장치및그제조방법
US6362506B1 (en) 1998-08-26 2002-03-26 Texas Instruments Incorporated Minimization-feasible word line structure for DRAM cell
JP4322330B2 (ja) 1998-09-04 2009-08-26 エルピーダメモリ株式会社 半導体集積回路装置の製造方法
DE19845003C1 (de) 1998-09-30 2000-02-10 Siemens Ag Vertikaler Feldeffekttransistor mit innenliegendem ringförmigen Gate und Herstellverfahren
US6225669B1 (en) 1998-09-30 2001-05-01 Advanced Micro Devices, Inc. Non-uniform gate/dielectric field effect transistor
US6120952A (en) 1998-10-01 2000-09-19 Micron Technology, Inc. Methods of reducing proximity effects in lithographic processes
US6114205A (en) 1998-10-30 2000-09-05 Sony Corporation Epitaxial channel vertical MOS transistor
EP1003219B1 (en) 1998-11-19 2011-12-28 Qimonda AG DRAM with stacked capacitor and buried word line
US5977579A (en) 1998-12-03 1999-11-02 Micron Technology, Inc. Trench dram cell with vertical device and buried word lines
JP2000208762A (ja) * 1999-01-13 2000-07-28 Sony Corp 絶縁ゲ―ト電界効果トランジスタおよびその製造方法
US6383861B1 (en) 1999-02-18 2002-05-07 Micron Technology, Inc. Method of fabricating a dual gate dielectric
JP3973819B2 (ja) 1999-03-08 2007-09-12 株式会社東芝 半導体記憶装置およびその製造方法
US6180494B1 (en) 1999-03-11 2001-01-30 Micron Technology, Inc. Integrated circuitry, methods of fabricating integrated circuitry, methods of forming local interconnects, and methods of forming conductive lines
KR100282452B1 (ko) * 1999-03-18 2001-02-15 김영환 반도체 소자 및 그의 제조 방법
JP2001024161A (ja) 1999-04-30 2001-01-26 Sony Corp 半導体メモリセル
US6297106B1 (en) 1999-05-07 2001-10-02 Chartered Semiconductor Manufacturing Ltd. Transistors with low overlap capacitance
WO2000070622A1 (fr) 1999-05-14 2000-11-23 Hitachi, Ltd. Circuit de memorisation
US6306755B1 (en) 1999-05-14 2001-10-23 Koninklijke Philips Electronics N.V. (Kpenv) Method for endpoint detection during dry etch of submicron features in a semiconductor device
DE19928781C1 (de) 1999-06-23 2000-07-06 Siemens Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
US6392271B1 (en) 1999-06-28 2002-05-21 Intel Corporation Structure and process flow for fabrication of dual gate floating body integrated MOS transistors
US6187643B1 (en) 1999-06-29 2001-02-13 Varian Semiconductor Equipment Associates, Inc. Simplified semiconductor device manufacturing using low energy high tilt angle and high energy post-gate ion implantation (PoGI)
US6114735A (en) 1999-07-02 2000-09-05 Micron Technology, Inc. Field effect transistors and method of forming field effect transistors
US6214670B1 (en) * 1999-07-22 2001-04-10 Taiwan Semiconductor Manufacturing Company Method for manufacturing short-channel, metal-gate CMOS devices with superior hot carrier performance
US6630712B2 (en) 1999-08-11 2003-10-07 Advanced Micro Devices, Inc. Transistor with dynamic source/drain extensions
US6033963A (en) 1999-08-30 2000-03-07 Taiwan Semiconductor Manufacturing Company Method of forming a metal gate for CMOS devices using a replacement gate process
US6461915B1 (en) 1999-09-01 2002-10-08 Micron Technology, Inc. Method and structure for an improved floating gate memory cell
US6403442B1 (en) 1999-09-02 2002-06-11 Micron Technology, Inc. Methods of forming capacitors and resultant capacitor structures
DE19943760C1 (de) 1999-09-13 2001-02-01 Infineon Technologies Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
JP3450758B2 (ja) 1999-09-29 2003-09-29 株式会社東芝 電界効果トランジスタの製造方法
US6303518B1 (en) 1999-09-30 2001-10-16 Novellus Systems, Inc. Methods to improve chemical vapor deposited fluorosilicate glass (FSG) film adhesion to metal barrier or etch stop/diffusion barrier layers
US6255165B1 (en) 1999-10-18 2001-07-03 Advanced Micro Devices, Inc. Nitride plug to reduce gate edge lifting
TW432546B (en) 1999-11-25 2001-05-01 Taiwan Semiconductor Mfg Manufacturing method of copper damascene
US6383879B1 (en) 1999-12-03 2002-05-07 Agere Systems Guardian Corp. Semiconductor device having a metal gate with a work function compatible with a semiconductor device
US6323506B1 (en) 1999-12-21 2001-11-27 Philips Electronics North America Corporation Self-aligned silicon carbide LMOSFET
JP4860022B2 (ja) * 2000-01-25 2012-01-25 エルピーダメモリ株式会社 半導体集積回路装置の製造方法
JP4363736B2 (ja) 2000-03-01 2009-11-11 新電元工業株式会社 トランジスタ及びその製造方法
US6306775B1 (en) * 2000-06-21 2001-10-23 Micron Technology, Inc. Methods of selectively etching polysilicon relative to at least one of deposited oxide, thermally grown oxide and nitride, and methods of selectively etching polysilicon relative to BPSG
US6399490B1 (en) 2000-06-29 2002-06-04 International Business Machines Corporation Highly conformal titanium nitride deposition process for high aspect ratio structures
DE10036725C2 (de) 2000-07-27 2002-11-28 Infineon Technologies Ag Verfahren zur Herstellung einer porösen Isolierschicht mit niedriger Dielektrizitätskonstante auf einem Halbleitersubstrat
DE10038728A1 (de) 2000-07-31 2002-02-21 Infineon Technologies Ag Halbleiterspeicher-Zellenanordnung und Verfahren zu deren Herstellung
WO2002019396A1 (en) 2000-08-29 2002-03-07 Boise State University Damascene double gated transistors and related manufacturing methods
US6495474B1 (en) 2000-09-11 2002-12-17 Agere Systems Inc. Method of fabricating a dielectric layer
US6391720B1 (en) 2000-09-27 2002-05-21 Chartered Semiconductor Manufacturing Ltd. Process flow for a performance enhanced MOSFET with self-aligned, recessed channel
US6340614B1 (en) 2000-10-03 2002-01-22 Vanguard International Semiconductor Corporation Method of forming a DRAM cell
JP2002151654A (ja) 2000-11-10 2002-05-24 Sharp Corp 誘電体キャパシタ素子及びその製造方法
US6552401B1 (en) 2000-11-27 2003-04-22 Micron Technology Use of gate electrode workfunction to improve DRAM refresh
US6348385B1 (en) 2000-11-30 2002-02-19 Chartered Semiconductor Manufacturing Ltd. Method for a short channel CMOS transistor with small overlay capacitance using in-situ doped spacers with a low dielectric constant
GB0029315D0 (en) 2000-12-01 2001-01-17 Koninkl Philips Electronics Nv Method of increasing the conductivity of a transparent conductive layer
US6621112B2 (en) 2000-12-06 2003-09-16 Infineon Technologies Ag DRAM with vertical transistor and trench capacitor memory cells and methods of fabrication
JP4635333B2 (ja) 2000-12-14 2011-02-23 ソニー株式会社 半導体装置の製造方法
US6864536B2 (en) 2000-12-20 2005-03-08 Winbond Electronics Corporation Electrostatic discharge protection circuit
KR100360414B1 (ko) 2001-01-05 2002-11-13 삼성전자 주식회사 트윈 비트 결함을 방지하는 실린더형 커패시터의 하부전극형성방법
US6300177B1 (en) 2001-01-25 2001-10-09 Chartered Semiconductor Manufacturing Inc. Method to form transistors with multiple threshold voltages (VT) using a combination of different work function gate materials
JP3944367B2 (ja) 2001-02-06 2007-07-11 松下電器産業株式会社 絶縁膜の形成方法及び半導体装置の製造方法
KR100388682B1 (ko) 2001-03-03 2003-06-25 삼성전자주식회사 반도체 메모리 장치의 스토리지 전극층 및 그 형성방법
US6759707B2 (en) 2001-03-08 2004-07-06 Micron Technology, Inc. 2F2 memory device system
DE10111755C1 (de) 2001-03-12 2002-05-16 Infineon Technologies Ag Verfahren zur Herstellung einer Speicherzelle eines Halbleiterspeichers
CA2340985A1 (en) 2001-03-14 2002-09-14 Atmos Corporation Interleaved wordline architecture
US6734510B2 (en) 2001-03-15 2004-05-11 Micron Technology, Ing. Technique to mitigate short channel effects with vertical gate transistor with different gate materials
JP4895430B2 (ja) 2001-03-22 2012-03-14 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
JP3671854B2 (ja) 2001-04-05 2005-07-13 松下電器産業株式会社 シリコン系基板の表面処理方法
JP2002314072A (ja) 2001-04-19 2002-10-25 Nec Corp 高誘電体薄膜を備えた半導体装置及びその製造方法並びに誘電体膜の成膜装置
US6632723B2 (en) 2001-04-26 2003-10-14 Kabushiki Kaisha Toshiba Semiconductor device
US6498062B2 (en) 2001-04-27 2002-12-24 Micron Technology, Inc. DRAM access transistor
US6509612B2 (en) 2001-05-04 2003-01-21 International Business Machines Corporation High dielectric constant materials as gate dielectrics (insulators)
US6624486B2 (en) 2001-05-23 2003-09-23 International Business Machines Corporation Method for low topography semiconductor device formation
DE10125967C1 (de) 2001-05-29 2002-07-11 Infineon Technologies Ag DRAM-Zellanordnung mit vertikalen MOS-Transistoren und Verfahren zu deren Herstellung
JP2002353445A (ja) 2001-05-30 2002-12-06 Sony Corp 溝ゲート型電界効果トランジスタの製造方法
US6888198B1 (en) 2001-06-04 2005-05-03 Advanced Micro Devices, Inc. Straddled gate FDSOI device
TWI230392B (en) 2001-06-18 2005-04-01 Innovative Silicon Sa Semiconductor device
JP4246929B2 (ja) 2001-06-29 2009-04-02 株式会社東芝 半導体記憶装置およびその製造方法
JP2003023150A (ja) 2001-07-10 2003-01-24 Sony Corp トレンチゲート型半導体装置及びその作製方法
KR100398955B1 (ko) * 2001-08-02 2003-09-19 삼성전자주식회사 이이피롬 메모리 셀 및 형성 방법
DE10139827A1 (de) 2001-08-14 2003-03-13 Infineon Technologies Ag Speicherzelle mit Grabenkondensator und vertikalem Auswahltransistor und einem zwischen diesen geformten ringförmigen Kontaktierungsbereich
US6800899B2 (en) * 2001-08-30 2004-10-05 Micron Technology, Inc. Vertical transistors, electrical devices containing a vertical transistor, and computer systems containing a vertical transistor
KR100431656B1 (ko) 2001-09-11 2004-05-17 삼성전자주식회사 반도체 장치의 제조 방법
JP2003092367A (ja) 2001-09-19 2003-03-28 Oki Electric Ind Co Ltd 半導体素子の製造方法
US6825093B2 (en) 2001-09-28 2004-11-30 Infineon Technologies Ag Process window enhancement for deep trench spacer conservation
KR100400323B1 (ko) * 2001-11-01 2003-10-01 주식회사 하이닉스반도체 반도체 소자의 시모스(ｃｍｏｓ) 및 그의 제조 방법
KR100436287B1 (ko) 2001-11-17 2004-06-16 주식회사 하이닉스반도체 반도체 소자의 트랜지스터 및 그 제조 방법
US6724028B2 (en) 2001-12-10 2004-04-20 Hans Gude Gudesen Matrix-addressable array of integrated transistor/memory structures
US6630720B1 (en) 2001-12-26 2003-10-07 Advanced Micro Devices, Inc. Asymmetric semiconductor device having dual work function gate and method of fabrication
US6563183B1 (en) 2001-12-31 2003-05-13 Advanced Micro Devices, Inc. Gate array with multiple dielectric properties and method for forming same
US6858500B2 (en) 2002-01-16 2005-02-22 Fuji Electric Co., Ltd. Semiconductor device and its manufacturing method
US6656748B2 (en) 2002-01-31 2003-12-02 Texas Instruments Incorporated FeRAM capacitor post stack etch clean/repair
DE10208249B4 (de) 2002-02-26 2006-09-14 Infineon Technologies Ag Halbleiterspeicher mit vertikalem Auswahltransistor
US6515325B1 (en) 2002-03-06 2003-02-04 Micron Technology, Inc. Nanotube semiconductor devices and methods for making the same
US6661042B2 (en) 2002-03-11 2003-12-09 Monolithic System Technology, Inc. One-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region
US6586808B1 (en) 2002-06-06 2003-07-01 Advanced Micro Devices, Inc. Semiconductor device having multi-work function gate electrode and multi-segment gate dielectric
US6946371B2 (en) 2002-06-10 2005-09-20 Amberwave Systems Corporation Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
DE10226583B4 (de) 2002-06-14 2010-07-08 Qimonda Ag DRAM-Speicherzelle für schnellen Schreib-/Lesezugriff und Speicherzellenfeld
US6756625B2 (en) 2002-06-21 2004-06-29 Micron Technology, Inc. Memory cell and method for forming the same
JP3934507B2 (ja) 2002-08-08 2007-06-20 株式会社東芝 半導体記憶装置および半導体記憶装置の製造方法
US7071043B2 (en) 2002-08-15 2006-07-04 Micron Technology, Inc. Methods of forming a field effect transistor having source/drain material over insulative material
US20040034587A1 (en) 2002-08-19 2004-02-19 Amberson Matthew Gilbert System and method for calculating intra-period volatility
US6838723B2 (en) 2002-08-29 2005-01-04 Micron Technology, Inc. Merged MOS-bipolar capacitor memory cell
US6818947B2 (en) 2002-09-19 2004-11-16 Fairchild Semiconductor Corporation Buried gate-field termination structure
US6645869B1 (en) 2002-09-26 2003-11-11 Vanguard International Semiconductor Corporation Etching back process to improve topographic planarization of a polysilicon layer
US7033891B2 (en) 2002-10-03 2006-04-25 Fairchild Semiconductor Corporation Trench gate laterally diffused MOSFET devices and methods for making such devices
US6753228B2 (en) 2002-10-15 2004-06-22 Semiconductor Components Industries, L.L.C. Method of forming a low resistance semiconductor device and structure therefor
TW588413B (en) * 2002-11-07 2004-05-21 Winbond Electronics Corp Manufacturing method and device of memory with different depths of isolation trench
KR100481867B1 (ko) 2002-11-11 2005-04-11 삼성전자주식회사 강유전체 커패시터 및 그 제조 방법
US6645818B1 (en) 2002-11-13 2003-11-11 Chartered Semiconductor Manufacturing Ltd. Method to fabricate dual-metal gate for N- and P-FETs
US7250650B2 (en) 2002-11-21 2007-07-31 Infineon Technologies Ag Field-effect transistor structure and associated semiconductor memory cell
US7030436B2 (en) 2002-12-04 2006-04-18 Micron Technology, Inc. Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means
KR100521369B1 (ko) 2002-12-18 2005-10-12 삼성전자주식회사 고속도 및 저전력 소모 반도체 소자 및 그 제조 방법
TW574746B (en) 2002-12-19 2004-02-01 Taiwan Semiconductor Mfg Method for manufacturing MOSFET with recessed channel
KR20040061967A (ko) 2002-12-31 2004-07-07 동부전자 주식회사 반도체 소자의 제조방법
TW578274B (en) 2003-01-17 2004-03-01 Nanya Technology Corp Vertical flash memory cell with tip-shape floating gate and method therefor
JP4502173B2 (ja) 2003-02-03 2010-07-14 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
JP2004247656A (ja) 2003-02-17 2004-09-02 Renesas Technology Corp 半導体装置及びその製造方法
US6956256B2 (en) 2003-03-04 2005-10-18 Micron Technology Inc. Vertical gain cell
JP2004281736A (ja) 2003-03-17 2004-10-07 Nec Electronics Corp 半導体記憶装置
TW578328B (en) 2003-03-28 2004-03-01 Gemtek Technology Co Ltd Dual-frequency inverted-F antenna
KR100554163B1 (ko) * 2003-03-29 2006-02-22 한국전자통신연구원 수신된 광신호의 소광비 특성을 고려한 버스트 모드 광수신장치
KR100480645B1 (ko) 2003-04-01 2005-03-31 삼성전자주식회사 역자기 정합 방식을 이용한 트윈―ｏｎｏ 형태의ｓｏｎｏｓ 메모리 소자 제조 방법
FR2853319B1 (fr) * 2003-04-03 2005-05-06 Rhodia Chimie Sa Composition reticulable pour electrolyte de batterie
US6720232B1 (en) 2003-04-10 2004-04-13 Taiwan Semiconductor Manufacturing Company Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure
US6967143B2 (en) 2003-04-30 2005-11-22 Freescale Semiconductor, Inc. Semiconductor fabrication process with asymmetrical conductive spacers
TW587338B (en) * 2003-05-06 2004-05-11 Mosel Vitelic Inc Stop structure of trench type DMOS device and its formation method
JP2004335031A (ja) 2003-05-09 2004-11-25 Toshiba Corp 半導体記憶装置
JP3913709B2 (ja) 2003-05-09 2007-05-09 株式会社東芝 半導体記憶装置
KR100568854B1 (ko) 2003-06-17 2006-04-10 삼성전자주식회사 반도체 메모리에서의 리세스 채널을 갖는 트랜지스터 형성방법
US7105406B2 (en) 2003-06-20 2006-09-12 Sandisk Corporation Self aligned non-volatile memory cell and process for fabrication
US6818515B1 (en) 2003-06-23 2004-11-16 Promos Technologies Inc. Method for fabricating semiconductor device with loop line pattern structure
KR100521381B1 (ko) 2003-06-25 2005-10-12 삼성전자주식회사 모오스 전계 효과 트랜지스터의 제조 방법
KR100511045B1 (ko) 2003-07-14 2005-08-30 삼성전자주식회사 리세스된 게이트 전극을 갖는 반도체 소자의 집적방법
US7335934B2 (en) 2003-07-22 2008-02-26 Innovative Silicon S.A. Integrated circuit device, and method of fabricating same
US7326619B2 (en) 2003-08-20 2008-02-05 Samsung Electronics Co., Ltd. Method of manufacturing integrated circuit device including recessed channel transistor
US6784069B1 (en) 2003-08-29 2004-08-31 Micron Technology, Inc. Permeable capacitor electrode
US7125781B2 (en) 2003-09-04 2006-10-24 Micron Technology, Inc. Methods of forming capacitor devices
US7067385B2 (en) 2003-09-04 2006-06-27 Micron Technology, Inc. Support for vertically oriented capacitors during the formation of a semiconductor device
KR100546378B1 (ko) 2003-09-09 2006-01-26 삼성전자주식회사 리세스 채널을 가지는 트랜지스터 제조 방법
US6844591B1 (en) 2003-09-17 2005-01-18 Micron Technology, Inc. Method of forming DRAM access transistors
JP2005093808A (ja) 2003-09-18 2005-04-07 Fujio Masuoka メモリセルユニット、それを備えてなる不揮発性半導体記憶装置及びメモリセルアレイの駆動方法
US7184298B2 (en) 2003-09-24 2007-02-27 Innovative Silicon S.A. Low power programming technique for a floating body memory transistor, memory cell, and memory array
US7468311B2 (en) 2003-09-30 2008-12-23 Tokyo Electron Limited Deposition of silicon-containing films from hexachlorodisilane
KR100587669B1 (ko) * 2003-10-29 2006-06-08 삼성전자주식회사 반도체 장치에서의 저항 소자 형성방법.
JP2005142203A (ja) * 2003-11-04 2005-06-02 Elpida Memory Inc 半導体装置およびその製造方法
US20050104156A1 (en) 2003-11-13 2005-05-19 Texas Instruments Incorporated Forming a semiconductor structure in manufacturing a semiconductor device using one or more epitaxial growth processes
KR100521383B1 (ko) 2003-11-17 2005-10-12 삼성전자주식회사 소자분리막 상에 형성된 소오스/드레인을 갖는 반도체소자 및 그 제조방법
JP2005175090A (ja) 2003-12-09 2005-06-30 Toshiba Corp 半導体メモリ装置及びその製造方法
KR100518606B1 (ko) * 2003-12-19 2005-10-04 삼성전자주식회사 실리콘 기판과 식각 선택비가 큰 마스크층을 이용한리세스 채널 어레이 트랜지스터의 제조 방법
JP4342970B2 (ja) 2004-02-02 2009-10-14 株式会社東芝 半導体メモリ装置及びその製造方法
KR100540371B1 (ko) 2004-03-02 2006-01-11 이태복 고 내압용 반도체 소자 및 그 제조방법
US7262089B2 (en) 2004-03-11 2007-08-28 Micron Technology, Inc. Methods of forming semiconductor structures
KR100614240B1 (ko) * 2004-06-10 2006-08-18 삼성전자주식회사 전계 효과 트랜지스터를 포함하는 반도체 소자 및 그 형성방법
US7042009B2 (en) 2004-06-30 2006-05-09 Intel Corporation High mobility tri-gate devices and methods of fabrication
US7160788B2 (en) 2004-08-23 2007-01-09 Micron Technology, Inc. Methods of forming integrated circuits
US7122425B2 (en) 2004-08-24 2006-10-17 Micron Technology, Inc. Methods of forming semiconductor constructions
US7202127B2 (en) 2004-08-27 2007-04-10 Micron Technology, Inc. Methods of forming a plurality of capacitors
US7151040B2 (en) 2004-08-31 2006-12-19 Micron Technology, Inc. Methods for increasing photo alignment margins
US7547945B2 (en) 2004-09-01 2009-06-16 Micron Technology, Inc. Transistor devices, transistor structures and semiconductor constructions
US7442976B2 (en) 2004-09-01 2008-10-28 Micron Technology, Inc. DRAM cells with vertical transistors
US7285812B2 (en) 2004-09-02 2007-10-23 Micron Technology, Inc. Vertical transistors
US7115525B2 (en) 2004-09-02 2006-10-03 Micron Technology, Inc. Method for integrated circuit fabrication using pitch multiplication
US7655387B2 (en) 2004-09-02 2010-02-02 Micron Technology, Inc. Method to align mask patterns
JP4083160B2 (ja) 2004-10-04 2008-04-30 株式会社東芝 半導体記憶装置およびｆｂｃメモリセルの駆動方法
US20060108667A1 (en) 2004-11-22 2006-05-25 Macronix International Co., Ltd. Method for manufacturing a small pin on integrated circuits or other devices
US20060113588A1 (en) 2004-11-29 2006-06-01 Sillicon-Based Technology Corp. Self-aligned trench-type DMOS transistor structure and its manufacturing methods
KR100640616B1 (ko) 2004-12-21 2006-11-01 삼성전자주식회사 매몰 게이트 패턴을 포함하는 전계 효과 트랜지스터구조물 및 그것을 포함하는 반도체 소자의 제조방법
US20060167741A1 (en) 2005-01-25 2006-07-27 Cisco Technology, Inc. System and method for designing a supply chain
DE102005008478B3 (de) 2005-02-24 2006-10-26 Infineon Technologies Ag Verfahren zur Herstellung von sublithographischen Strukturen
JP2006237455A (ja) 2005-02-28 2006-09-07 Toshiba Corp 半導体装置とその製造方法
US7244659B2 (en) 2005-03-10 2007-07-17 Micron Technology, Inc. Integrated circuits and methods of forming a field effect transistor
US7390746B2 (en) 2005-03-15 2008-06-24 Micron Technology, Inc. Multiple deposition for integration of spacers in pitch multiplication process
US7253118B2 (en) 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
US7384849B2 (en) 2005-03-25 2008-06-10 Micron Technology, Inc. Methods of forming recessed access devices associated with semiconductor constructions
US7611944B2 (en) 2005-03-28 2009-11-03 Micron Technology, Inc. Integrated circuit fabrication
US7682401B2 (en) * 2005-04-11 2010-03-23 Boston Scientific Scimed, Inc. Ureteral stent
JP4541220B2 (ja) 2005-04-13 2010-09-08 ルネサスエレクトロニクス株式会社 半導体集積回路装置の製造方法
US7214621B2 (en) 2005-05-18 2007-05-08 Micron Technology, Inc. Methods of forming devices associated with semiconductor constructions
US7429536B2 (en) 2005-05-23 2008-09-30 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7560390B2 (en) 2005-06-02 2009-07-14 Micron Technology, Inc. Multiple spacer steps for pitch multiplication
US7396781B2 (en) 2005-06-09 2008-07-08 Micron Technology, Inc. Method and apparatus for adjusting feature size and position
JP2006352005A (ja) 2005-06-20 2006-12-28 Toshiba Corp 強誘電体記憶装置およびその製造方法
US7517741B2 (en) 2005-06-30 2009-04-14 Freescale Semiconductor, Inc. Single transistor memory cell with reduced recombination rates
US7282401B2 (en) 2005-07-08 2007-10-16 Micron Technology, Inc. Method and apparatus for a self-aligned recessed access device (RAD) transistor gate
US7413981B2 (en) 2005-07-29 2008-08-19 Micron Technology, Inc. Pitch doubled circuit layout
US7199005B2 (en) 2005-08-02 2007-04-03 Micron Technology, Inc. Methods of forming pluralities of capacitors
US7867851B2 (en) 2005-08-30 2011-01-11 Micron Technology, Inc. Methods of forming field effect transistors on substrates
US7696567B2 (en) 2005-08-31 2010-04-13 Micron Technology, Inc Semiconductor memory device
US7393789B2 (en) 2005-09-01 2008-07-01 Micron Technology, Inc. Protective coating for planarization
US7867845B2 (en) 2005-09-01 2011-01-11 Micron Technology, Inc. Transistor gate forming methods and transistor structures
US7687342B2 (en) 2005-09-01 2010-03-30 Micron Technology, Inc. Method of manufacturing a memory device
JP4773182B2 (ja) 2005-10-28 2011-09-14 エルピーダメモリ株式会社 半導体装置の製造方法
KR100843139B1 (ko) 2005-12-15 2008-07-02 삼성전자주식회사 오픈 비트 라인 구조를 갖는 멀티레벨 동적 메모리 장치 및그 구동 방법
US7495294B2 (en) 2005-12-21 2009-02-24 Sandisk Corporation Flash devices with shared word lines
TWI293207B (en) 2006-01-11 2008-02-01 Promos Technologies Inc Dynamic random access memory structure and method for preparing the smae
US7700441B2 (en) * 2006-02-02 2010-04-20 Micron Technology, Inc. Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates
US7495946B2 (en) 2006-03-02 2009-02-24 Infineon Technologies Ag Phase change memory fabricated using self-aligned processing
US7476933B2 (en) 2006-03-02 2009-01-13 Micron Technology, Inc. Vertical gated access transistor
US7349232B2 (en) 2006-03-15 2008-03-25 Micron Technology, Inc. 6F2 DRAM cell design with 3F-pitch folded digitline sense amplifier
US7351666B2 (en) 2006-03-17 2008-04-01 International Business Machines Corporation Layout and process to contact sub-lithographic structures
US7902074B2 (en) 2006-04-07 2011-03-08 Micron Technology, Inc. Simplified pitch doubling process flow
US8003310B2 (en) 2006-04-24 2011-08-23 Micron Technology, Inc. Masking techniques and templates for dense semiconductor fabrication
US7488685B2 (en) 2006-04-25 2009-02-10 Micron Technology, Inc. Process for improving critical dimension uniformity of integrated circuit arrays
JP2008004738A (ja) 2006-06-22 2008-01-10 Elpida Memory Inc 半導体装置及びその製造方法
US7602001B2 (en) 2006-07-17 2009-10-13 Micron Technology, Inc. Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells
US7755132B2 (en) 2006-08-16 2010-07-13 Sandisk Corporation Nonvolatile memories with shaped floating gates
US7772632B2 (en) 2006-08-21 2010-08-10 Micron Technology, Inc. Memory arrays and methods of fabricating memory arrays
US7589995B2 (en) 2006-09-07 2009-09-15 Micron Technology, Inc. One-transistor memory cell with bias gate
US7494870B2 (en) 2007-01-12 2009-02-24 Sandisk Corporation Methods of forming NAND memory with virtual channel
US7732275B2 (en) 2007-03-29 2010-06-08 Sandisk Corporation Methods of forming NAND flash memory with fixed charge
US7619311B2 (en) 2007-02-02 2009-11-17 Macronix International Co., Ltd. Memory cell device with coplanar electrode surface and method
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US8563229B2 (en) 2007-07-31 2013-10-22 Micron Technology, Inc. Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures
US7684245B2 (en) 2007-10-30 2010-03-23 Atmel Corporation Non-volatile memory array architecture with joined word lines
KR101374323B1 (ko) 2008-01-07 2014-03-17 삼성전자주식회사 반도체 소자 및 그 제조방법
US7759193B2 (en) 2008-07-09 2010-07-20 Micron Technology, Inc. Methods of forming a plurality of capacitors
US8859367B2 (en) 2010-07-09 2014-10-14 Micron Technology, Inc. Gate constructions of recessed access devices and methods of forming gate constructions of recessed access devices

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5567634A (en) * 1995-05-01 1996-10-22 National Semiconductor Corporation Method of fabricating self-aligned contact trench DMOS transistors

Also Published As

Publication number Publication date
TW200737363A (en) 2007-10-01
CN101375381A (zh) 2009-02-25
CN102013412B (zh) 2014-10-01
WO2007111771A3 (en) 2007-12-21
US20110124168A1 (en) 2011-05-26
EP1979937B1 (en) 2014-07-30
CN101375381B (zh) 2012-09-12
CN102013412A (zh) 2011-04-13
KR101010475B1 (ko) 2011-01-21
SG177967A1 (en) 2012-02-28
KR20080083202A (ko) 2008-09-16
US7700441B2 (en) 2010-04-20
JP2009525612A (ja) 2009-07-09
US8389363B2 (en) 2013-03-05
WO2007111771A2 (en) 2007-10-04
EP1979937A2 (en) 2008-10-15
SG169367A1 (en) 2011-03-30
JP5163959B2 (ja) 2013-03-13
US20100173456A1 (en) 2010-07-08
US20070178641A1 (en) 2007-08-02
US7902028B2 (en) 2011-03-08

Similar Documents

Publication Publication Date Title
TWI385734B (zh) 形成場效電晶體之方法，形成場效電晶體閘極之方法，形成具有電晶體閘極陣列及在該閘極陣列週邊之電路的積體電路之方法，以及形成包含具有第一閘極與第二接地絕緣閘極之電晶體閘極陣列的積體電路之方法
US7442607B2 (en) Method of manufacturing transistor having recessed channel
US7148527B2 (en) Semiconductor devices with enlarged recessed gate electrodes
US7166514B2 (en) Semiconductor device and method of manufacturing the same
US20030143791A1 (en) Methods for fabricating MOS transistors with notched gate electrodes
US20150001605A1 (en) Gate Constructions Of Recessed Access Devices And Methods Of Forming Gate Constructions Of Recessed Access Devices
JP2008028357A (ja) 半導体素子及びその製造方法
US7700445B2 (en) Method for fabricating multiple FETs of different types
JP2004128494A (ja) ダマシン法ゲートによるマルチ・メサ型ｍｏｓｆｅｔ
JPH11111949A (ja) 半導体デバイスの製造方法
US7846790B2 (en) Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby
JP4081006B2 (ja) 半導体デバイスの製造方法。
US6306741B1 (en) Method of patterning gate electrodes with high K gate dielectrics
KR20040079116A (ko) 삼중 게이트 절연막을 갖는 반도체 소자 및 그 제조방법
US6610604B1 (en) Method of forming small transistor gates by using self-aligned reverse spacer as a hard mask
KR0135690B1 (ko) 반도체소자의 콘택 제조방법
KR100596802B1 (ko) 반도체 소자의 제조방법
KR0172743B1 (ko) 반도체 소자의 트랜지스터 제조 방법
KR100266028B1 (ko) 반도체장치 및 그 제조방법
KR100604806B1 (ko) 듀얼 게이트 산화막 형성방법
KR20000038332A (ko) 반도체 소자의 제조 방법
JP2001093860A (ja) 半導体装置及び半導体装置の製造方法
KR20030048893A (ko) 반도체 소자의 제조방법
KR20040024670A (ko) 반도체 소자의 제조방법