US6936531B2
(en)
*
|
1998-12-21 |
2005-08-30 |
Megic Corporation |
Process of fabricating a chip structure
|
US6495442B1
(en)
|
2000-10-18 |
2002-12-17 |
Magic Corporation |
Post passivation interconnection schemes on top of the IC chips
|
US8021976B2
(en)
*
|
2002-10-15 |
2011-09-20 |
Megica Corporation |
Method of wire bonding over active area of a semiconductor circuit
|
US7381642B2
(en)
*
|
2004-09-23 |
2008-06-03 |
Megica Corporation |
Top layers of metal for integrated circuits
|
US7405149B1
(en)
|
1998-12-21 |
2008-07-29 |
Megica Corporation |
Post passivation method for semiconductor chip or wafer
|
US6965165B2
(en)
*
|
1998-12-21 |
2005-11-15 |
Mou-Shiung Lin |
Top layers of metal for high performance IC's
|
US7932603B2
(en)
*
|
2001-12-13 |
2011-04-26 |
Megica Corporation |
Chip structure and process for forming the same
|
US6844631B2
(en)
*
|
2002-03-13 |
2005-01-18 |
Freescale Semiconductor, Inc. |
Semiconductor device having a bond pad and method therefor
|
US6921979B2
(en)
|
2002-03-13 |
2005-07-26 |
Freescale Semiconductor, Inc. |
Semiconductor device having a bond pad and method therefor
|
JP2003338519A
(ja)
*
|
2002-05-21 |
2003-11-28 |
Renesas Technology Corp |
半導体装置及びその製造方法
|
US6777318B2
(en)
*
|
2002-08-16 |
2004-08-17 |
Taiwan Semiconductor Manufacturing Company |
Aluminum/copper clad interconnect layer for VLSI applications
|
JP3724464B2
(ja)
*
|
2002-08-19 |
2005-12-07 |
株式会社デンソー |
半導体圧力センサ
|
US6781150B2
(en)
*
|
2002-08-28 |
2004-08-24 |
Lsi Logic Corporation |
Test structure for detecting bonding-induced cracks
|
US6765228B2
(en)
*
|
2002-10-11 |
2004-07-20 |
Taiwan Semiconductor Maunfacturing Co., Ltd. |
Bonding pad with separate bonding and probing areas
|
JP4426166B2
(ja)
*
|
2002-11-01 |
2010-03-03 |
ユー・エム・シー・ジャパン株式会社 |
半導体装置の設計方法、半導体装置設計用プログラム、及び半導体装置
|
WO2004093191A1
(ja)
*
|
2003-04-11 |
2004-10-28 |
Fujitsu Limited |
半導体装置
|
JP4213672B2
(ja)
*
|
2003-04-15 |
2009-01-21 |
富士通マイクロエレクトロニクス株式会社 |
半導体装置及びその製造方法
|
DE10328007A1
(de)
*
|
2003-06-21 |
2005-01-13 |
Infineon Technologies Ag |
Strukturiertes Halbleiterelement zur Reduzierung von Chargingeffekten
|
US6937047B2
(en)
|
2003-08-05 |
2005-08-30 |
Freescale Semiconductor, Inc. |
Integrated circuit with test pad structure and method of testing
|
US6967111B1
(en)
|
2003-08-28 |
2005-11-22 |
Altera Corporation |
Techniques for reticle layout to modify wafer test structure area
|
US6960803B2
(en)
*
|
2003-10-23 |
2005-11-01 |
Silicon Storage Technology, Inc. |
Landing pad for use as a contact to a conductive spacer
|
US7091613B1
(en)
*
|
2003-10-31 |
2006-08-15 |
Altera Corporation |
Elongated bonding pad for wire bonding and sort probing
|
US7394161B2
(en)
*
|
2003-12-08 |
2008-07-01 |
Megica Corporation |
Chip structure with pads having bumps or wirebonded wires formed thereover or used to be tested thereto
|
JP4938983B2
(ja)
*
|
2004-01-22 |
2012-05-23 |
川崎マイクロエレクトロニクス株式会社 |
半導体集積回路
|
JP4242336B2
(ja)
*
|
2004-02-05 |
2009-03-25 |
パナソニック株式会社 |
半導体装置
|
US20050194683A1
(en)
*
|
2004-03-08 |
2005-09-08 |
Chen-Hua Yu |
Bonding structure and fabrication thereof
|
JP4803966B2
(ja)
*
|
2004-03-31 |
2011-10-26 |
ルネサスエレクトロニクス株式会社 |
半導体装置
|
JP4780926B2
(ja)
*
|
2004-04-27 |
2011-09-28 |
京セラ株式会社 |
半導体素子及びその特性検査方法
|
WO2005117109A1
(en)
*
|
2004-05-28 |
2005-12-08 |
Koninklijke Philips Electronics N.V. |
Chip having two groups of chip contacts
|
TWI283443B
(en)
|
2004-07-16 |
2007-07-01 |
Megica Corp |
Post-passivation process and process of forming a polymer layer on the chip
|
JPWO2006011292A1
(ja)
*
|
2004-07-28 |
2008-05-01 |
松下電器産業株式会社 |
半導体装置
|
DE102004041961B3
(de)
*
|
2004-08-31 |
2006-03-30 |
Infineon Technologies Ag |
Integrierte Halbleiterschaltung mit integrierter Kapazität zwischen Kontaktanscluss und Substrat und Verfahren zu ihrer Herstellung
|
US7833896B2
(en)
*
|
2004-09-23 |
2010-11-16 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Aluminum cap for reducing scratch and wire-bond bridging of bond pads
|
US7115985B2
(en)
*
|
2004-09-30 |
2006-10-03 |
Agere Systems, Inc. |
Reinforced bond pad for a semiconductor device
|
US7411135B2
(en)
*
|
2004-10-12 |
2008-08-12 |
International Business Machines Corporation |
Contour structures to highlight inspection regions
|
JP4585327B2
(ja)
*
|
2005-02-08 |
2010-11-24 |
ルネサスエレクトロニクス株式会社 |
半導体装置およびその製造方法
|
DE102006008454B4
(de)
*
|
2005-02-21 |
2011-12-22 |
Samsung Electronics Co., Ltd. |
Kontaktstellenstruktur, Kontaktstellen-Layoutstruktur, Halbleiterbauelement und Kontaktstellen-Layoutverfahren
|
TWI269420B
(en)
|
2005-05-03 |
2006-12-21 |
Megica Corp |
Stacked chip package and process thereof
|
US7157734B2
(en)
*
|
2005-05-27 |
2007-01-02 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Semiconductor bond pad structures and methods of manufacturing thereof
|
JP4761880B2
(ja)
*
|
2005-08-09 |
2011-08-31 |
パナソニック株式会社 |
半導体装置
|
US8319343B2
(en)
*
|
2005-09-21 |
2012-11-27 |
Agere Systems Llc |
Routing under bond pad for the replacement of an interconnect layer
|
JP2007103792A
(ja)
*
|
2005-10-06 |
2007-04-19 |
Kawasaki Microelectronics Kk |
半導体装置
|
JP5148825B2
(ja)
|
2005-10-14 |
2013-02-20 |
ルネサスエレクトロニクス株式会社 |
半導体装置および半導体装置の製造方法
|
TWI339419B
(en)
*
|
2005-12-05 |
2011-03-21 |
Megica Corp |
Semiconductor chip
|
US7504728B2
(en)
*
|
2005-12-09 |
2009-03-17 |
Agere Systems Inc. |
Integrated circuit having bond pad with improved thermal and mechanical properties
|
US7402442B2
(en)
*
|
2005-12-21 |
2008-07-22 |
International Business Machines Corporation |
Physically highly secure multi-chip assembly
|
CN100348377C
(zh)
*
|
2006-01-18 |
2007-11-14 |
河北工业大学 |
二自由度解耦球面并联机构
|
US8344524B2
(en)
*
|
2006-03-07 |
2013-01-01 |
Megica Corporation |
Wire bonding method for preventing polymer cracking
|
KR100834828B1
(ko)
*
|
2006-03-17 |
2008-06-04 |
삼성전자주식회사 |
정전방전 특성을 강화한 반도체 장치
|
JP5050384B2
(ja)
*
|
2006-03-31 |
2012-10-17 |
富士通セミコンダクター株式会社 |
半導体装置およびその製造方法
|
US7808117B2
(en)
*
|
2006-05-16 |
2010-10-05 |
Freescale Semiconductor, Inc. |
Integrated circuit having pads and input/output (I/O) cells
|
US8420520B2
(en)
*
|
2006-05-18 |
2013-04-16 |
Megica Corporation |
Non-cyanide gold electroplating for fine-line gold traces and gold pads
|
US7741195B2
(en)
|
2006-05-26 |
2010-06-22 |
Freescale Semiconductor, Inc. |
Method of stimulating die circuitry and structure therefor
|
US7679195B2
(en)
*
|
2006-06-20 |
2010-03-16 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
PAD structure and method of testing
|
US8421227B2
(en)
*
|
2006-06-28 |
2013-04-16 |
Megica Corporation |
Semiconductor chip structure
|
US7960825B2
(en)
*
|
2006-09-06 |
2011-06-14 |
Megica Corporation |
Chip package and method for fabricating the same
|
US7397127B2
(en)
*
|
2006-10-06 |
2008-07-08 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
Bonding and probing pad structures
|
US8072076B2
(en)
*
|
2006-10-11 |
2011-12-06 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
Bond pad structures and integrated circuit chip having the same
|
KR100772903B1
(ko)
|
2006-10-23 |
2007-11-05 |
삼성전자주식회사 |
반도체 장치 및 그 제조 방법
|
JP5111878B2
(ja)
*
|
2007-01-31 |
2013-01-09 |
ルネサスエレクトロニクス株式会社 |
半導体装置の製造方法
|
US8193636B2
(en)
*
|
2007-03-13 |
2012-06-05 |
Megica Corporation |
Chip assembly with interconnection by metal bump
|
JP4774071B2
(ja)
|
2007-04-05 |
2011-09-14 |
ルネサスエレクトロニクス株式会社 |
プローブ抵抗値測定方法、プローブ抵抗値測定用パッドを有する半導体装置
|
US8030733B1
(en)
|
2007-05-22 |
2011-10-04 |
National Semiconductor Corporation |
Copper-compatible fuse target
|
US7964934B1
(en)
|
2007-05-22 |
2011-06-21 |
National Semiconductor Corporation |
Fuse target and method of forming the fuse target in a copper process flow
|
US20090014717A1
(en)
*
|
2007-07-11 |
2009-01-15 |
United Microelectronics Corp. |
Test ic structure
|
TWI368286B
(en)
|
2007-08-27 |
2012-07-11 |
Megica Corp |
Chip assembly
|
JP5027605B2
(ja)
*
|
2007-09-25 |
2012-09-19 |
パナソニック株式会社 |
半導体装置
|
US7888257B2
(en)
*
|
2007-10-10 |
2011-02-15 |
Agere Systems Inc. |
Integrated circuit package including wire bonds
|
KR101360815B1
(ko)
*
|
2007-10-31 |
2014-02-11 |
에이저 시스템즈 엘엘시 |
반도체 디바이스를 위한 본드 패드 지지 구조체
|
JP2009239259A
(ja)
*
|
2008-03-04 |
2009-10-15 |
Elpida Memory Inc |
半導体装置
|
JP2009246218A
(ja)
|
2008-03-31 |
2009-10-22 |
Renesas Technology Corp |
半導体装置の製造方法および半導体装置
|
US20100013109A1
(en)
*
|
2008-07-21 |
2010-01-21 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
Fine pitch bond pad structure
|
WO2010015388A1
(en)
*
|
2008-08-07 |
2010-02-11 |
Stmicroelectronics S.R.L. |
Circuit for the parallel supplying of power during testing of a plurality of electronic devices integrated on a semiconductor wafer
|
FR2935195B1
(fr)
*
|
2008-08-22 |
2011-04-29 |
St Microelectronics Sa |
Dispositif semi-conducteur a paires de plots
|
US7709956B2
(en)
*
|
2008-09-15 |
2010-05-04 |
National Semiconductor Corporation |
Copper-topped interconnect structure that has thin and thick copper traces and method of forming the copper-topped interconnect structure
|
JP5331610B2
(ja)
|
2008-12-03 |
2013-10-30 |
ルネサスエレクトロニクス株式会社 |
半導体集積回路装置
|
JP5820437B2
(ja)
*
|
2008-12-03 |
2015-11-24 |
ルネサスエレクトロニクス株式会社 |
半導体装置
|
KR101576955B1
(ko)
*
|
2009-01-20 |
2015-12-11 |
삼성전자주식회사 |
본딩 패드를 구비한 반도체 장치 및 이를 포함하는 반도체 패키지
|
JP5249080B2
(ja)
*
|
2009-02-19 |
2013-07-31 |
セイコーインスツル株式会社 |
半導体装置
|
KR20100110613A
(ko)
*
|
2009-04-03 |
2010-10-13 |
삼성전자주식회사 |
반도체 장치 및 그 제조방법
|
US8115321B2
(en)
*
|
2009-04-30 |
2012-02-14 |
Lsi Corporation |
Separate probe and bond regions of an integrated circuit
|
EP2290686A3
(en)
|
2009-08-28 |
2011-04-20 |
STMicroelectronics S.r.l. |
Method to perform electrical testing and assembly of electronic devices
|
JP5313854B2
(ja)
*
|
2009-12-18 |
2013-10-09 |
新光電気工業株式会社 |
配線基板及び半導体装置
|
JP5557100B2
(ja)
|
2010-07-23 |
2014-07-23 |
株式会社ジェイテクト |
電動モータ駆動用の半導体素子
|
DE102011004106A1
(de)
*
|
2010-12-28 |
2012-06-28 |
Robert Bosch Gmbh |
Leiterplatte, Verfahren zum Herstellen einer Leiterplatte und Prüfvorrichtung zum Prüfen einer Leiterplatte
|
CN102760726B
(zh)
*
|
2011-04-27 |
2015-04-01 |
中芯国际集成电路制造(上海)有限公司 |
半导体检测结构及其形成方法、检测方法
|
US9129973B2
(en)
|
2011-12-07 |
2015-09-08 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Circuit probing structures and methods for probing the same
|
US8685761B2
(en)
*
|
2012-02-02 |
2014-04-01 |
Harris Corporation |
Method for making a redistributed electronic device using a transferrable redistribution layer
|
ITTO20120374A1
(it)
|
2012-04-27 |
2013-10-28 |
St Microelectronics Srl |
Struttura a semiconduttore con regioni conduttive a bassa temperatura di fusione e metodo per riparare una struttura a semiconduttore
|
US9646899B2
(en)
*
|
2012-09-13 |
2017-05-09 |
Micron Technology, Inc. |
Interconnect assemblies with probed bond pads
|
JP5772926B2
(ja)
|
2013-01-07 |
2015-09-02 |
株式会社デンソー |
半導体装置
|
US9455226B2
(en)
|
2013-02-01 |
2016-09-27 |
Mediatek Inc. |
Semiconductor device allowing metal layer routing formed directly under metal pad
|
US9536833B2
(en)
|
2013-02-01 |
2017-01-03 |
Mediatek Inc. |
Semiconductor device allowing metal layer routing formed directly under metal pad
|
JP6149503B2
(ja)
*
|
2013-05-17 |
2017-06-21 |
住友電気工業株式会社 |
半導体装置
|
US9780051B2
(en)
|
2013-12-18 |
2017-10-03 |
Nxp Usa, Inc. |
Methods for forming semiconductor devices with stepped bond pads
|
US9508618B2
(en)
*
|
2014-04-11 |
2016-11-29 |
Globalfoundries Inc. |
Staggered electrical frame structures for frame area reduction
|
CN105084298B
(zh)
*
|
2014-05-07 |
2019-01-18 |
中芯国际集成电路制造(上海)有限公司 |
一种半导体器件的制作方法
|
JP6348009B2
(ja)
*
|
2014-07-15 |
2018-06-27 |
ラピスセミコンダクタ株式会社 |
半導体装置
|
JP6012688B2
(ja)
*
|
2014-10-24 |
2016-10-25 |
ルネサスエレクトロニクス株式会社 |
半導体装置
|
KR20160056379A
(ko)
*
|
2014-11-10 |
2016-05-20 |
삼성전자주식회사 |
트리플 패드 구조를 이용하는 칩 및 그것의 패키징 방법
|
EP3131118B1
(en)
*
|
2015-08-12 |
2019-04-17 |
MediaTek Inc. |
Semiconductor device allowing metal layer routing formed directly under metal pad
|
JP6767789B2
(ja)
*
|
2016-06-29 |
2020-10-14 |
ローム株式会社 |
半導体装置
|
US10262926B2
(en)
|
2016-10-05 |
2019-04-16 |
Nexperia B.V. |
Reversible semiconductor die
|
JP2019169639A
(ja)
*
|
2018-03-23 |
2019-10-03 |
ルネサスエレクトロニクス株式会社 |
半導体装置およびその製造方法
|
CN108565223A
(zh)
*
|
2018-05-17 |
2018-09-21 |
上海华虹宏力半导体制造有限公司 |
芯片的电路管脚结构及测试方法
|
WO2020098623A1
(en)
*
|
2018-11-12 |
2020-05-22 |
Changxin Memory Technologies, Inc. |
Semiconductor device, pad structure and fabrication method thereof
|
JPWO2022018961A1
(ja)
*
|
2020-07-20 |
2022-01-27 |
|
|
KR20220026435A
(ko)
|
2020-08-25 |
2022-03-04 |
삼성전자주식회사 |
반도체 패키지
|
KR20220030640A
(ko)
*
|
2020-09-03 |
2022-03-11 |
삼성전자주식회사 |
반도체 패키지
|
TWI737498B
(zh)
*
|
2020-09-21 |
2021-08-21 |
丁肇誠 |
具有能態層的半導體測試晶片,及具有能態層之半導體測試晶片的製作方法
|