KR100979081B1 - 본드 패드를 구비한 반도체 디바이스 및 그를 위한 방법 - Google Patents
본드 패드를 구비한 반도체 디바이스 및 그를 위한 방법 Download PDFInfo
- Publication number
- KR100979081B1 KR100979081B1 KR1020047014389A KR20047014389A KR100979081B1 KR 100979081 B1 KR100979081 B1 KR 100979081B1 KR 1020047014389 A KR1020047014389 A KR 1020047014389A KR 20047014389 A KR20047014389 A KR 20047014389A KR 100979081 B1 KR100979081 B1 KR 100979081B1
- Authority
- KR
- South Korea
- Prior art keywords
- bond
- region
- layer
- pad
- pads
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/32—Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/0392—Methods of manufacturing bonding areas involving a specific sequence of method steps specifically adapted to include a probing step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/05187—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (10)
- 집적 회로에 있어서:능동 회로(active circuit) 및 외주(perimeter)를 갖는 기판;상기 기판 상의 복수의 상호접속층들;최종층 패드 및 복수의 상호접속 라인들을 갖는 상기 복수의 상호접속층들 상의 최종 상호접속층으로서, 상기 최종층 패드는 구리를 포함하는, 상기 최종 상호접속층;상기 최종층 패드 상에 개구를 갖는 상기 최종 상호접속층 상의 패시베이션층; 및알루미늄을 포함하고, 상기 최종층 패드 상에 형성되고 상기 최종층 패드와 전기적으로 접촉하며, 제1 영역 및 제2 영역을 갖는 본드 패드로서, 상기 제1 영역은 상기 제2 영역과 상기 외주 사이에 있고, 상기 제1 및 제2 영역들은 실질적으로 중첩하지 않고 인접하여 있으며, 상기 제1 영역은 프로브 영역(probe region)과 와이어 본드 영역(wire bond region) 중 하나의 기능을 수행하고, 상기 제2 영역은 상기 제1 영역에 의해 수행되지 않은 프로브 영역과 와이어 본드 영역 중 하나의 기능을 수행하고, 상기 본드 패드는 상기 능동 회로 상에 직접 및 상기 본드 패드에 관련되지 않는 상호접속 라인들의 상기 최종층의 상호접속 라인들 상에 배치되는, 상기 본드 패드를 포함하는, 집적 회로.
- 집적 회로에 있어서:능동 회로 및 외주를 갖는 기판;상기 기판 상의 제1 복수의 상호접속층들;상기 제1 복수의 상호접속층들 상의 구리를 포함하는 복수의 최종층 패드들;상기 최종층 패드들에 대응하는 복수의 개구들을 갖는 패시베이션층; 및알루미늄을 포함하고, 상기 개구들을 통해 상기 최종층 패드들에 결합되고, 상기 개구들 상에 제1 부분들과 상기 패시베이션층 상에 제2 부분들을 갖는 복수의 본드 패드들로서, 상기 제2 부분은 상기 제1 부분보다 영역이 더 넓고, 상기 복수의 본드 패드들은 상기 능동 회로 상에 직접 및 상기 복수의 본드 패드들에 관련되지 않은 상호접속 라인들의 최종층의 상호접속 라인들 상에 직접 연장되고, 상기 제2 부분은 상기 제1 부분보다 더 크고, 상기 제1 부분은 와이어 본딩을 위한 것이고, 상기 제2 부분은 프로빙을 위한 것인, 상기 복수의 본드 패드들을 포함하는, 집적 회로.
- 집적 회로에 있어서:능동 회로를 갖는 기판;상기 기판 상의 복수의 상호접속층들;상기 기판의 외주 주위에 복수의 최종층 패드들 및 복수의 상호접속 라인들을 갖는 상기 복수의 상호접속층들 상의 최종 상호접속층;복수의 개구들을 갖는 상기 최종 상호접속층 상의 패시베이션층으로서, 상기 복수의 개구들 각각은 상기 복수의 최종층 패드들 중 한 최종층 패드에 대응하고, 상기 복수의 개구들 각각은 대응하는 상기 최종층 패드 상에 있는, 상기 패시베이션층; 및복수의 본드 패드들로서, 상기 복수의 본드 패드들의 각 본드 패드는 상기 복수의 개구들 중 한 개구에 대응하고, 각 본드 패드는 대응하는 상기 개구 상에 있고, 각 본드 패드는 제1 영역 및 제2 영역을 갖고, 각 본드 패드의 상기 제1 영역은 각 본드 패드의 상기 제2 영역보다 상기 기판의 외주에 더 가깝고, 인접하는 본드 패드들의 상기 제1 영역들은 프로브 영역들과 와이어 본드 영역들 사이에 교호하고, 상기 복수의 본드 패드들의 각각의 상기 프로브 영역들은 상기 패시베이션층 상에 완전히 형성되는, 상기 복수의 본드 패드들을 포함하는, 집적 회로.
- 삭제
- 집적 회로 형성 방법에 있어서:능동 회로를 갖는 기판을 제공하는 단계;상기 기판 상에 복수의 상호접속층들을 형성하는 단계;상기 기판의 외주 주위에 복수의 최종층 패드들 및 복수의 상호접속 라인들을 갖는 상기 복수의 상호접속층들 상에 최종 상호접속층을 형성하는 단계;복수의 개구들을 갖는 상기 최종 상호접속층 상에 패시베이션층을 형성하는 단계로서, 상기 복수의 개구들 각각은 상기 복수의 최종층 패드들 중 한 최종층 패드에 대응하고, 상기 복수의 개구들 각각은 대응하는 상기 최종층 패드 상에 있는, 상기 패시베이션층을 형성하는 단계; 및상기 개구들을 통해 상기 최종층 패드들에 결합되는 복수의 본드 패드들을 형성하는 단계로서, 상기 복수의 본드 패드들의 각 본드 패드는:상기 복수의 개구들 중 한 개구에 대응하고, 대응하는 상기 개구들 상의 제1 부분과 상기 패시베이션층 상의 제2 부분을 갖고, 상기 제2 부분은 상기 제1 부분보다 영역이 더 넓으며, 실질적으로 중첩하지 않는 제1 영역 및 제2 영역을 갖고, 각 본드 패드의 상기 제1 영역은 각 본드 패드의 상기 제2 영역보다 상기 기판의 상기 외주에 더 가깝고, 인접하는 본드 패드들의 제1 영역들은 프로브 영역들과 와이어 본드 영역들 사이에 교호하는, 상기 복수의 본드 패드들을 형성하는 단계를 포함하는, 집적 회로 형성 방법.
- 집적 회로에 있어서:능동 회로 및 외주를 갖는 기판;상기 기판 상에 형성되고, 최종 상호접속층을 갖는 복수의 상호접속층들;상기 최종 상호접속층 상에 형성된 복수의 본드 패드들로서, 상기 복수의 본드 패드들 각각은 제1 영역과 제2 영역을 갖고, 상기 제1 영역은 프로브 영역으로서만 이용되고, 상기 제2 영역은 와이어 본드 영역으로서만 이용되고, 상기 복수의 상호접속층들 및 능동 회로는 상기 복수의 본드 패드들 아래에 있는, 상기 복수의 본드 패드들; 및상기 최종 상호접속층 상에 형성되고, 복수의 개구들을 갖는 패시베이션층으로서, 상기 복수의 개구들 각각은 상기 복수의 본드 패드들 중 하나에 대응하는, 상기 패시베이션층을 포함하는, 집적 회로.
- 삭제
- 삭제
- 삭제
- 삭제
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/097,036 | 2002-03-13 | ||
US10/097,036 US6844631B2 (en) | 2002-03-13 | 2002-03-13 | Semiconductor device having a bond pad and method therefor |
PCT/US2003/007782 WO2003079437A2 (en) | 2002-03-13 | 2003-03-12 | Semiconductor device having a bond pad and method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20040093738A KR20040093738A (ko) | 2004-11-08 |
KR100979081B1 true KR100979081B1 (ko) | 2010-08-31 |
Family
ID=28039099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020047014389A KR100979081B1 (ko) | 2002-03-13 | 2003-03-12 | 본드 패드를 구비한 반도체 디바이스 및 그를 위한 방법 |
Country Status (8)
Country | Link |
---|---|
US (2) | US6844631B2 (ko) |
EP (1) | EP1483787A2 (ko) |
JP (2) | JP5283300B2 (ko) |
KR (1) | KR100979081B1 (ko) |
CN (1) | CN100435327C (ko) |
AU (1) | AU2003218145A1 (ko) |
TW (1) | TWI266402B (ko) |
WO (1) | WO2003079437A2 (ko) |
Families Citing this family (110)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7405149B1 (en) | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US6936531B2 (en) * | 1998-12-21 | 2005-08-30 | Megic Corporation | Process of fabricating a chip structure |
US7381642B2 (en) * | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US6495442B1 (en) | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6965165B2 (en) * | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US7932603B2 (en) * | 2001-12-13 | 2011-04-26 | Megica Corporation | Chip structure and process for forming the same |
US6844631B2 (en) * | 2002-03-13 | 2005-01-18 | Freescale Semiconductor, Inc. | Semiconductor device having a bond pad and method therefor |
US6921979B2 (en) | 2002-03-13 | 2005-07-26 | Freescale Semiconductor, Inc. | Semiconductor device having a bond pad and method therefor |
JP2003338519A (ja) * | 2002-05-21 | 2003-11-28 | Renesas Technology Corp | 半導体装置及びその製造方法 |
US6777318B2 (en) * | 2002-08-16 | 2004-08-17 | Taiwan Semiconductor Manufacturing Company | Aluminum/copper clad interconnect layer for VLSI applications |
JP3724464B2 (ja) * | 2002-08-19 | 2005-12-07 | 株式会社デンソー | 半導体圧力センサ |
US6781150B2 (en) * | 2002-08-28 | 2004-08-24 | Lsi Logic Corporation | Test structure for detecting bonding-induced cracks |
US6765228B2 (en) * | 2002-10-11 | 2004-07-20 | Taiwan Semiconductor Maunfacturing Co., Ltd. | Bonding pad with separate bonding and probing areas |
JP4426166B2 (ja) * | 2002-11-01 | 2010-03-03 | ユー・エム・シー・ジャパン株式会社 | 半導体装置の設計方法、半導体装置設計用プログラム、及び半導体装置 |
WO2004093191A1 (ja) * | 2003-04-11 | 2004-10-28 | Fujitsu Limited | 半導体装置 |
JP4213672B2 (ja) * | 2003-04-15 | 2009-01-21 | 富士通マイクロエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
DE10328007A1 (de) * | 2003-06-21 | 2005-01-13 | Infineon Technologies Ag | Strukturiertes Halbleiterelement zur Reduzierung von Chargingeffekten |
US6937047B2 (en) | 2003-08-05 | 2005-08-30 | Freescale Semiconductor, Inc. | Integrated circuit with test pad structure and method of testing |
US6967111B1 (en) | 2003-08-28 | 2005-11-22 | Altera Corporation | Techniques for reticle layout to modify wafer test structure area |
US6960803B2 (en) * | 2003-10-23 | 2005-11-01 | Silicon Storage Technology, Inc. | Landing pad for use as a contact to a conductive spacer |
US7091613B1 (en) * | 2003-10-31 | 2006-08-15 | Altera Corporation | Elongated bonding pad for wire bonding and sort probing |
US7394161B2 (en) * | 2003-12-08 | 2008-07-01 | Megica Corporation | Chip structure with pads having bumps or wirebonded wires formed thereover or used to be tested thereto |
JP4938983B2 (ja) * | 2004-01-22 | 2012-05-23 | 川崎マイクロエレクトロニクス株式会社 | 半導体集積回路 |
JP4242336B2 (ja) * | 2004-02-05 | 2009-03-25 | パナソニック株式会社 | 半導体装置 |
US20050194683A1 (en) * | 2004-03-08 | 2005-09-08 | Chen-Hua Yu | Bonding structure and fabrication thereof |
JP4803966B2 (ja) * | 2004-03-31 | 2011-10-26 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP4780926B2 (ja) * | 2004-04-27 | 2011-09-28 | 京セラ株式会社 | 半導体素子及びその特性検査方法 |
ATE541312T1 (de) * | 2004-05-28 | 2012-01-15 | Nxp Bv | Chip mit zwei gruppen von chipkontakten |
TWI283443B (en) | 2004-07-16 | 2007-07-01 | Megica Corp | Post-passivation process and process of forming a polymer layer on the chip |
US8035188B2 (en) * | 2004-07-28 | 2011-10-11 | Panasonic Corporation | Semiconductor device |
DE102004041961B3 (de) * | 2004-08-31 | 2006-03-30 | Infineon Technologies Ag | Integrierte Halbleiterschaltung mit integrierter Kapazität zwischen Kontaktanscluss und Substrat und Verfahren zu ihrer Herstellung |
US7833896B2 (en) * | 2004-09-23 | 2010-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Aluminum cap for reducing scratch and wire-bond bridging of bond pads |
US7115985B2 (en) * | 2004-09-30 | 2006-10-03 | Agere Systems, Inc. | Reinforced bond pad for a semiconductor device |
US7411135B2 (en) * | 2004-10-12 | 2008-08-12 | International Business Machines Corporation | Contour structures to highlight inspection regions |
JP4585327B2 (ja) * | 2005-02-08 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
DE102006008454B4 (de) * | 2005-02-21 | 2011-12-22 | Samsung Electronics Co., Ltd. | Kontaktstellenstruktur, Kontaktstellen-Layoutstruktur, Halbleiterbauelement und Kontaktstellen-Layoutverfahren |
TWI269420B (en) | 2005-05-03 | 2006-12-21 | Megica Corp | Stacked chip package and process thereof |
US7157734B2 (en) * | 2005-05-27 | 2007-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor bond pad structures and methods of manufacturing thereof |
JP4761880B2 (ja) * | 2005-08-09 | 2011-08-31 | パナソニック株式会社 | 半導体装置 |
US8319343B2 (en) * | 2005-09-21 | 2012-11-27 | Agere Systems Llc | Routing under bond pad for the replacement of an interconnect layer |
JP2007103792A (ja) * | 2005-10-06 | 2007-04-19 | Kawasaki Microelectronics Kk | 半導体装置 |
JP5148825B2 (ja) | 2005-10-14 | 2013-02-20 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
US7947978B2 (en) * | 2005-12-05 | 2011-05-24 | Megica Corporation | Semiconductor chip with bond area |
US7504728B2 (en) * | 2005-12-09 | 2009-03-17 | Agere Systems Inc. | Integrated circuit having bond pad with improved thermal and mechanical properties |
US7402442B2 (en) * | 2005-12-21 | 2008-07-22 | International Business Machines Corporation | Physically highly secure multi-chip assembly |
CN100348377C (zh) * | 2006-01-18 | 2007-11-14 | 河北工业大学 | 二自由度解耦球面并联机构 |
US8344524B2 (en) * | 2006-03-07 | 2013-01-01 | Megica Corporation | Wire bonding method for preventing polymer cracking |
KR100834828B1 (ko) * | 2006-03-17 | 2008-06-04 | 삼성전자주식회사 | 정전방전 특성을 강화한 반도체 장치 |
JP5050384B2 (ja) * | 2006-03-31 | 2012-10-17 | 富士通セミコンダクター株式会社 | 半導体装置およびその製造方法 |
US7808117B2 (en) * | 2006-05-16 | 2010-10-05 | Freescale Semiconductor, Inc. | Integrated circuit having pads and input/output (I/O) cells |
US8420520B2 (en) * | 2006-05-18 | 2013-04-16 | Megica Corporation | Non-cyanide gold electroplating for fine-line gold traces and gold pads |
US7741195B2 (en) | 2006-05-26 | 2010-06-22 | Freescale Semiconductor, Inc. | Method of stimulating die circuitry and structure therefor |
US7679195B2 (en) * | 2006-06-20 | 2010-03-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | PAD structure and method of testing |
US8421227B2 (en) * | 2006-06-28 | 2013-04-16 | Megica Corporation | Semiconductor chip structure |
US7960825B2 (en) * | 2006-09-06 | 2011-06-14 | Megica Corporation | Chip package and method for fabricating the same |
US7397127B2 (en) * | 2006-10-06 | 2008-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding and probing pad structures |
US8072076B2 (en) * | 2006-10-11 | 2011-12-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bond pad structures and integrated circuit chip having the same |
KR100772903B1 (ko) * | 2006-10-23 | 2007-11-05 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
JP5111878B2 (ja) * | 2007-01-31 | 2013-01-09 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US8193636B2 (en) * | 2007-03-13 | 2012-06-05 | Megica Corporation | Chip assembly with interconnection by metal bump |
JP4774071B2 (ja) * | 2007-04-05 | 2011-09-14 | ルネサスエレクトロニクス株式会社 | プローブ抵抗値測定方法、プローブ抵抗値測定用パッドを有する半導体装置 |
US7964934B1 (en) | 2007-05-22 | 2011-06-21 | National Semiconductor Corporation | Fuse target and method of forming the fuse target in a copper process flow |
US8030733B1 (en) | 2007-05-22 | 2011-10-04 | National Semiconductor Corporation | Copper-compatible fuse target |
US20090014717A1 (en) * | 2007-07-11 | 2009-01-15 | United Microelectronics Corp. | Test ic structure |
US8030775B2 (en) | 2007-08-27 | 2011-10-04 | Megica Corporation | Wirebond over post passivation thick metal |
JP5027605B2 (ja) * | 2007-09-25 | 2012-09-19 | パナソニック株式会社 | 半導体装置 |
US7888257B2 (en) * | 2007-10-10 | 2011-02-15 | Agere Systems Inc. | Integrated circuit package including wire bonds |
EP2195837A1 (en) * | 2007-10-31 | 2010-06-16 | Agere Systems Inc. | Bond pad support structure for semiconductor device |
JP2009239259A (ja) * | 2008-03-04 | 2009-10-15 | Elpida Memory Inc | 半導体装置 |
JP2009246218A (ja) | 2008-03-31 | 2009-10-22 | Renesas Technology Corp | 半導体装置の製造方法および半導体装置 |
US20100013109A1 (en) * | 2008-07-21 | 2010-01-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fine pitch bond pad structure |
EP2324499B1 (en) * | 2008-08-07 | 2012-01-18 | STMicroelectronics Srl | Circuit for the parallel supplying of power during testing of a plurality of electronic devices integrated on a semiconductor wafer |
FR2935195B1 (fr) * | 2008-08-22 | 2011-04-29 | St Microelectronics Sa | Dispositif semi-conducteur a paires de plots |
US7709956B2 (en) * | 2008-09-15 | 2010-05-04 | National Semiconductor Corporation | Copper-topped interconnect structure that has thin and thick copper traces and method of forming the copper-topped interconnect structure |
JP5820437B2 (ja) * | 2008-12-03 | 2015-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5331610B2 (ja) | 2008-12-03 | 2013-10-30 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
KR101576955B1 (ko) * | 2009-01-20 | 2015-12-11 | 삼성전자주식회사 | 본딩 패드를 구비한 반도체 장치 및 이를 포함하는 반도체 패키지 |
JP5249080B2 (ja) * | 2009-02-19 | 2013-07-31 | セイコーインスツル株式会社 | 半導体装置 |
KR20100110613A (ko) * | 2009-04-03 | 2010-10-13 | 삼성전자주식회사 | 반도체 장치 및 그 제조방법 |
US8115321B2 (en) * | 2009-04-30 | 2012-02-14 | Lsi Corporation | Separate probe and bond regions of an integrated circuit |
EP2290686A3 (en) | 2009-08-28 | 2011-04-20 | STMicroelectronics S.r.l. | Method to perform electrical testing and assembly of electronic devices |
JP5313854B2 (ja) * | 2009-12-18 | 2013-10-09 | 新光電気工業株式会社 | 配線基板及び半導体装置 |
JP5557100B2 (ja) | 2010-07-23 | 2014-07-23 | 株式会社ジェイテクト | 電動モータ駆動用の半導体素子 |
DE102011004106A1 (de) * | 2010-12-28 | 2012-06-28 | Robert Bosch Gmbh | Leiterplatte, Verfahren zum Herstellen einer Leiterplatte und Prüfvorrichtung zum Prüfen einer Leiterplatte |
CN102760726B (zh) * | 2011-04-27 | 2015-04-01 | 中芯国际集成电路制造(上海)有限公司 | 半导体检测结构及其形成方法、检测方法 |
US9129973B2 (en) | 2011-12-07 | 2015-09-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit probing structures and methods for probing the same |
US8685761B2 (en) * | 2012-02-02 | 2014-04-01 | Harris Corporation | Method for making a redistributed electronic device using a transferrable redistribution layer |
ITTO20120374A1 (it) | 2012-04-27 | 2013-10-28 | St Microelectronics Srl | Struttura a semiconduttore con regioni conduttive a bassa temperatura di fusione e metodo per riparare una struttura a semiconduttore |
US9646899B2 (en) * | 2012-09-13 | 2017-05-09 | Micron Technology, Inc. | Interconnect assemblies with probed bond pads |
JP5772926B2 (ja) | 2013-01-07 | 2015-09-02 | 株式会社デンソー | 半導体装置 |
US9536833B2 (en) | 2013-02-01 | 2017-01-03 | Mediatek Inc. | Semiconductor device allowing metal layer routing formed directly under metal pad |
US9455226B2 (en) | 2013-02-01 | 2016-09-27 | Mediatek Inc. | Semiconductor device allowing metal layer routing formed directly under metal pad |
JP6149503B2 (ja) * | 2013-05-17 | 2017-06-21 | 住友電気工業株式会社 | 半導体装置 |
US9780051B2 (en) | 2013-12-18 | 2017-10-03 | Nxp Usa, Inc. | Methods for forming semiconductor devices with stepped bond pads |
US9508618B2 (en) * | 2014-04-11 | 2016-11-29 | Globalfoundries Inc. | Staggered electrical frame structures for frame area reduction |
CN105084298B (zh) * | 2014-05-07 | 2019-01-18 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制作方法 |
JP6348009B2 (ja) * | 2014-07-15 | 2018-06-27 | ラピスセミコンダクタ株式会社 | 半導体装置 |
JP6012688B2 (ja) * | 2014-10-24 | 2016-10-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR20160056379A (ko) * | 2014-11-10 | 2016-05-20 | 삼성전자주식회사 | 트리플 패드 구조를 이용하는 칩 및 그것의 패키징 방법 |
EP3131118B1 (en) * | 2015-08-12 | 2019-04-17 | MediaTek Inc. | Semiconductor device allowing metal layer routing formed directly under metal pad |
JP6767789B2 (ja) * | 2016-06-29 | 2020-10-14 | ローム株式会社 | 半導体装置 |
US10262926B2 (en) | 2016-10-05 | 2019-04-16 | Nexperia B.V. | Reversible semiconductor die |
JP2019169639A (ja) * | 2018-03-23 | 2019-10-03 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
CN108565223A (zh) * | 2018-05-17 | 2018-09-21 | 上海华虹宏力半导体制造有限公司 | 芯片的电路管脚结构及测试方法 |
WO2020098623A1 (en) * | 2018-11-12 | 2020-05-22 | Changxin Memory Technologies, Inc. | Semiconductor device, pad structure and fabrication method thereof |
WO2022018961A1 (ja) * | 2020-07-20 | 2022-01-27 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置およびその製造方法 |
KR20220026435A (ko) | 2020-08-25 | 2022-03-04 | 삼성전자주식회사 | 반도체 패키지 |
KR20220030640A (ko) * | 2020-09-03 | 2022-03-11 | 삼성전자주식회사 | 반도체 패키지 |
TWI737498B (zh) * | 2020-09-21 | 2021-08-21 | 丁肇誠 | 具有能態層的半導體測試晶片,及具有能態層之半導體測試晶片的製作方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5783868A (en) * | 1996-09-20 | 1998-07-21 | Integrated Device Technology, Inc. | Extended bond pads with a plurality of perforations |
JPH1174464A (ja) | 1997-08-27 | 1999-03-16 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
KR100624884B1 (ko) | 1998-06-24 | 2006-09-19 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체 기억장치 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4475191A (en) | 1982-12-10 | 1984-10-02 | At&T Bell Laboratories | Distributed time division multiplexing bus |
JPH06326109A (ja) * | 1993-05-13 | 1994-11-25 | Oki Electric Ind Co Ltd | 半導体装置のパッド構造およびそれを用いた特性試験方法 |
US5554940A (en) | 1994-07-05 | 1996-09-10 | Motorola, Inc. | Bumped semiconductor device and method for probing the same |
US5514892A (en) | 1994-09-30 | 1996-05-07 | Motorola, Inc. | Electrostatic discharge protection device |
US5506499A (en) | 1995-06-05 | 1996-04-09 | Neomagic Corp. | Multiple probing of an auxilary test pad which allows for reliable bonding to a primary bonding pad |
JP2730529B2 (ja) * | 1995-10-31 | 1998-03-25 | 日本電気株式会社 | 半導体装置およびその製造方法 |
JP3305211B2 (ja) * | 1996-09-10 | 2002-07-22 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
JP3351706B2 (ja) | 1997-05-14 | 2002-12-03 | 株式会社東芝 | 半導体装置およびその製造方法 |
US6144100A (en) | 1997-06-05 | 2000-11-07 | Texas Instruments Incorporated | Integrated circuit with bonding layer over active circuitry |
KR100238593B1 (ko) * | 1997-12-19 | 2000-01-15 | 윤종용 | 인쇄 품질 개선 방법 |
WO1999036984A1 (en) | 1998-01-14 | 1999-07-22 | Int Labs, Inc. | Method and apparatus for enabling the transmission of multiple wide bandwidth electrical signals |
JPH11307601A (ja) * | 1998-04-16 | 1999-11-05 | Mitsubishi Electric Corp | 半導体装置 |
US6232662B1 (en) | 1998-07-14 | 2001-05-15 | Texas Instruments Incorporated | System and method for bonding over active integrated circuits |
US6373143B1 (en) * | 1998-09-24 | 2002-04-16 | International Business Machines Corporation | Integrated circuit having wirebond pads suitable for probing |
JP3843624B2 (ja) * | 1998-11-27 | 2006-11-08 | 松下電器産業株式会社 | 半導体集積回路装置及び半導体集積回路装置の組立方法 |
TW445616B (en) * | 1998-12-04 | 2001-07-11 | Koninkl Philips Electronics Nv | An integrated circuit device |
US6295323B1 (en) | 1998-12-28 | 2001-09-25 | Agere Systems Guardian Corp. | Method and system of data transmission using differential and common mode data signaling |
JP2003502707A (ja) * | 1999-06-17 | 2003-01-21 | スリーエム イノベイティブ プロパティズ カンパニー | 反射性フレークおよびポリマーに共有結合された染料を含有する着色層を有する再帰反射物品 |
JP2001015516A (ja) * | 1999-06-30 | 2001-01-19 | Toshiba Corp | 半導体装置及びその製造方法 |
US6451681B1 (en) * | 1999-10-04 | 2002-09-17 | Motorola, Inc. | Method of forming copper interconnection utilizing aluminum capping film |
US6303459B1 (en) | 1999-11-15 | 2001-10-16 | Taiwan Semiconductor Manufacturing Company | Integration process for Al pad |
JP3531863B2 (ja) * | 2000-01-13 | 2004-05-31 | ユナイテッド マイクロエレクトロニクス コープ | ウェーハ・レベルの集積回路の構造およびそれを製造するための方法 |
JP2001264391A (ja) * | 2000-03-17 | 2001-09-26 | Mitsubishi Materials Corp | 電極端子及び該電極端子を有する回路素子 |
JP2001284394A (ja) * | 2000-03-31 | 2001-10-12 | Matsushita Electric Ind Co Ltd | 半導体素子 |
US20020016070A1 (en) * | 2000-04-05 | 2002-02-07 | Gerald Friese | Power pads for application of high current per bond pad in silicon technology |
JP2001338955A (ja) * | 2000-05-29 | 2001-12-07 | Texas Instr Japan Ltd | 半導体装置及びその製造方法 |
JP4979154B2 (ja) * | 2000-06-07 | 2012-07-18 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2002016069A (ja) * | 2000-06-29 | 2002-01-18 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
US6844631B2 (en) * | 2002-03-13 | 2005-01-18 | Freescale Semiconductor, Inc. | Semiconductor device having a bond pad and method therefor |
-
2002
- 2002-03-13 US US10/097,036 patent/US6844631B2/en not_active Expired - Lifetime
-
2003
- 2003-03-12 EP EP03714136A patent/EP1483787A2/en not_active Withdrawn
- 2003-03-12 AU AU2003218145A patent/AU2003218145A1/en not_active Abandoned
- 2003-03-12 CN CNB038057700A patent/CN100435327C/zh not_active Expired - Lifetime
- 2003-03-12 KR KR1020047014389A patent/KR100979081B1/ko active IP Right Grant
- 2003-03-12 TW TW092105326A patent/TWI266402B/zh not_active IP Right Cessation
- 2003-03-12 WO PCT/US2003/007782 patent/WO2003079437A2/en active Application Filing
- 2003-03-12 JP JP2003577333A patent/JP5283300B2/ja not_active Expired - Fee Related
-
2004
- 2004-12-10 US US11/009,598 patent/US7271013B2/en not_active Expired - Lifetime
-
2010
- 2010-08-16 JP JP2010181954A patent/JP5432083B2/ja not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5783868A (en) * | 1996-09-20 | 1998-07-21 | Integrated Device Technology, Inc. | Extended bond pads with a plurality of perforations |
JPH1174464A (ja) | 1997-08-27 | 1999-03-16 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
KR100624884B1 (ko) | 1998-06-24 | 2006-09-19 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체 기억장치 |
Also Published As
Publication number | Publication date |
---|---|
WO2003079437A2 (en) | 2003-09-25 |
KR20040093738A (ko) | 2004-11-08 |
WO2003079437A3 (en) | 2004-05-13 |
TWI266402B (en) | 2006-11-11 |
JP5283300B2 (ja) | 2013-09-04 |
US20050098903A1 (en) | 2005-05-12 |
TW200306659A (en) | 2003-11-16 |
EP1483787A2 (en) | 2004-12-08 |
JP5432083B2 (ja) | 2014-03-05 |
JP2005527968A (ja) | 2005-09-15 |
JP2011040759A (ja) | 2011-02-24 |
CN1643684A (zh) | 2005-07-20 |
US20030173667A1 (en) | 2003-09-18 |
AU2003218145A1 (en) | 2003-09-29 |
CN100435327C (zh) | 2008-11-19 |
US6844631B2 (en) | 2005-01-18 |
US7271013B2 (en) | 2007-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100979081B1 (ko) | 본드 패드를 구비한 반도체 디바이스 및 그를 위한 방법 | |
US6921979B2 (en) | Semiconductor device having a bond pad and method therefor | |
KR100979080B1 (ko) | 와이어 본드 패드를 가진 반도체 소자 및 그 제조 방법 | |
KR101203220B1 (ko) | 신호 전도를 허용하면서 인터커넥트 패드에 대한 구조적서포트를 제공하기 위한 방법 및 장치 | |
US20210193636A1 (en) | Semiconductor package and method of fabricating the same | |
US8072076B2 (en) | Bond pad structures and integrated circuit chip having the same | |
US20080067677A1 (en) | Structure and manufacturing method of a chip scale package | |
CN109427658B (zh) | 掩模组件和用于制造芯片封装件的方法 | |
US9331035B2 (en) | Semiconductor device and method of manufacturing the same | |
KR101010658B1 (ko) | 반도체 소자 및 범프 형성방법 | |
KR20090075347A (ko) | 본딩 패드 구조물 및 그의 제조 방법, 및 본딩 패드구조물을 갖는 반도체 패키지 | |
JP4446793B2 (ja) | 半導体装置およびその製造方法 | |
CN108269730B (zh) | 半导体器件及其制备方法 | |
US20150130049A1 (en) | Semiconductor device and manufacturing method thereof | |
US8669555B2 (en) | Semiconductor device | |
US6384613B1 (en) | Wafer burn-in testing method | |
JP2001118994A (ja) | 半導体装置 | |
KR20070045359A (ko) | 적어도 하나의 테스트 컨택트 구조를 포함하는 칩과 이를포함한 웨이퍼 | |
JPH11345847A (ja) | 半導体ウエハ及び半導体装置の製造方法 | |
TW200807656A (en) | Chip structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
N231 | Notification of change of applicant | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130809 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20140806 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20150826 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20160721 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20170724 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20180725 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20190724 Year of fee payment: 10 |