WO2001068955A1 - Iii-v nitride substrate boule and method of making and using the same - Google Patents
Iii-v nitride substrate boule and method of making and using the same Download PDFInfo
- Publication number
- WO2001068955A1 WO2001068955A1 PCT/US2001/007945 US0107945W WO0168955A1 WO 2001068955 A1 WO2001068955 A1 WO 2001068955A1 US 0107945 W US0107945 W US 0107945W WO 0168955 A1 WO0168955 A1 WO 0168955A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- boule
- wafer
- growth
- seed crystal
- group iii
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
- H01L33/32—Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B23/00—Single-crystal growth by condensing evaporated or sublimed materials
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
- C30B29/406—Gallium nitride
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02387—Group 13/15 materials
- H01L21/02389—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02581—Transition metal or rare earth elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
Definitions
- the invention was made in the performance of BMDO Contract #DNA001-95-C-0155, DARPA Contract #DAAL01-96-C-0049 and DARPA Contact # DAAL01-98-C-0071.
- the government has certain rights in the invention.
- This invention relates to a III-V nitride substrate boule and method of making and using the same, as well as wafers derived from such boules, and microelectronic devices and device precursor structures fabricated on and/or in such wafers.
- thermal coefficient of expansion mismatch between the device layer and substrate introduces strain, cracking and strain-alleviating defects in the device layer;
- electrically insulating substrates require lateral device geometry, which can impede current flow through the device (this problem is lessened, but not eliminated for devices grown on conductive substrates such as SiC where there still exists a voltage barrier between the device layer and substrate material);
- heat dissipation from the device is limited by the low thermal conductivity of thermally insulating substrates, such as sapphire;
- III-V nitrides Efforts to produce native nitride substrate boules by conventional bulk growth techniques have been hampered by several fundamental characteristics of the III-V nitrides. Foremost, the equilibrium vapor pressure of nitrogen over these compounds at moderate temperatures is extremely high. The III-V nitrides start to decompose at temperatures less than their melting temperatures, making conventional bulk growth techniques extremely difficult. In addition, the III-V nitrides have low solubility in acids, bases and other inorganic compounds. The combination of these material characteristics has made it difficult to make III-V nitride substrates.
- GaN 20 mm Diameter Ingots Grown From Melt-Solution by Seeded Technique describes the formation of GaN ingots having a volume of 4.5 centimeters 3 , grown from melt solution by seeded technique at temperatures of 900- 1000°C, at pressures of less than 2 atmospheres, and at a growth rate of 2 mm per hour, to provide substrates for GaN homoepitaxy.
- Patent 5,770,887 discloses the formation of nitride single crystal material having an XRD FWHM of 5-250 sec and thickness of at least 80 microns on oxide buffer layers, to enable etch separation of single wafers, but the resulting wafer substrates will have a limited area due to the requirement of etching laterally through the oxide buffer layer to effect separation.
- the size of bulk GaN material has similarly been limited by the thermal instability of GaN at elevated temperature and limited solubility of N in Ga melts.
- the high equilibrium nitrogen pressure over GaN prevents it from being grown without an extremely high pressure apparatus (see J. Karpinski, J. Jum and S. Porowski, J. Cryst.
- the electrical characteristics of the bulk GaN material produced by conventional techniques are also limited by a high background carrier concentration in this material.
- the electron concentration of unintentionally doped GaN films grown by high-pressure solution techniques is greater than 1E19 cm-3 (S. Porowski J. Cryst. Growth, 189/190 (1998) 153) and prevents controllable doping of this material for specific device applications.
- the lack of large, high quality seed crystals for the (Al,Ga,In)N system has led to the development of unseeded growth technologies, as described above.
- the small amount of work on seeded GaN growth has most commonly been accomplished on sapphire (see, for example, D. Elwell and M. Elwell, Prog. Cryst.
- Single wafers of GaN material have recently been produced by growing thick GaN films on foreign substrates, which were removed after growth by heating (M. K. Kelly, O. Ambacher, R. Dimitrov, H. Angerer, R. Handschuh, and M. Stutzmann, Mat. Res. Soc. Symp. Proc. 482 (1998) 973), chemical etching (wet/dry etching) of substrates and interlayer materials (T. Detchprohm, K. Hiramatsu, H. Amano, and I. Akasaki, Appl. Phys. Lett. 61 (1992) 2688; and Y. Melnik, A. Nikolaev, I. Nikitina, K. Vassilevski, V.
- the present invention overcomes problems and limitations of the prior art, by vapor phase growth of Group III-V nitride boules (ingots) on native nitride seeds.
- Group III-V nitride refers to a Group III-V compound semiconductor material including nitrogen.
- the boules of the invention have a dimensional character rendering them sectionable, e.g., by sawing, slicing or other partitioning techniques, into wafer substrate sections that are sufficiently large to accommodate fabrication of microelectronic devices or microelectronic device precursor structures thereon.
- the boule material has crystallinity suitable for such device or device precursor structure fabrication, viz., device quality crystallinity.
- the invention relates to a native seed crystal-grown Group III-V nitride boule having a diameter greater than 1 centimeter, and a length greater than 1 millimeter, which is substantially crack-free and has a top surface defect density of less than 10 7 defects cm "2 .
- the diameter or transverse dimension of the boule is greater than 2.5 centimeters, and most preferably such width dimension is greater than 7.5 centimeters; the length (thickness of the boule along the growth direction) more preferably is greater than 0.5 centimeter, and most preferably is greater than 1 centimeter.
- the crystal quality of the boule generally is of a character yielding a double crystal x-ray rocking curve full width half maximum value of less than 600 arcseconds and more preferably less than 250 arcseconds. More preferably the top surface defect density of the boule is less than 10 6 defects cm "2 and most preferably the top surface defect density of the boule is less than 10 4 defects cm "2 .
- the invention in another aspect, relates to a Group III-V nitride boule, having a top surface defect density of less than 10 5 defects cm "2 , a diameter of at least 5.0 centimeters, and a thickness of at least 1 centimeter.
- a further aspect of the invention relates to expansion of single crystal area from seed crystal to the Group III-V nitride boule, involving lateral growth.
- the invention relates to a wafer derived from a Group III-V nitride boule of the aforementioned type.
- the invention relates to polishing a Group III-V nitride wafer to remove surface asperities and impart a desired surface smoothness to the polished wafer article.
- Another aspect of the invention relates to a method of making a Group III-V nitride boule, comprising:
- the Group III-V nitride crystalline material is cut and/or polished to yield a-plane, c-plane, m-plane or r-plane, etc. surfaces or slightly offcut with respect to a primary crystal plane, yielding a vicinal wafer. Both surfaces (N-terminated or group Ill-terminated) of the bipolar c-plane cut crystal can be polished for subsequent growth or device fabrication.
- a further aspect of the invention relates to a device structure including a wafer derived from a boule of the present invention, and a microelectronic device or device precursor structure fabricated on and/or in the wafer, e.g., devices such as light emitting diodes, laser diodes, ultraviolet photodetectors, bipolar transistors, heterostructure bipolar transistors, high electron mobility transistors, high power rectifiers, wavelength division multiplexing components, etc.
- devices such as light emitting diodes, laser diodes, ultraviolet photodetectors, bipolar transistors, heterostructure bipolar transistors, high electron mobility transistors, high power rectifiers, wavelength division multiplexing components, etc.
- FIGURE 1 is a low magnification optical photograph of a GaN seed crystal produced by HVPE and laser-induced liftoff.
- FIGURE 2 is a schematic representation of a GaN HVPE system for producing a boule according to one embodiment of the invention.
- FIGURE 3 is a double crystal x-ray rocking curve, for a GaN wafer produced by the HVPE boule manufacturing method according to one embodiment of the present invention.
- FIGURE 4 is a schematic representation of a double heterostructure LED fabricated on a wafer derived from a boule of the invention.
- FIGURE 5 is a schematic representation of a cleaved laser diode fabricated on a wafer derived from a boule of the invention.
- FIGURE 6 is a schematic representation of an ultraviolet photodetector fabricated on a wafer derived from a boule of the invention.
- FIGURE 7 is a schematic representation of a high electron mobility transistor fabricated on a wafer derived from a boule of the invention.
- FIGURE 8 is a schematic representation of a high power rectifier fabricated on a wafer derived from a boule of the invention.
- FIGURE 9 is a schematic representation of an AlGaN/GaN heteroj unction bipolar transistor fabricated on an n-type GaN wafer derived from a boule according to one embodiment of the present invention. DETAILED DESCRIPTION OF THE INVENTION. AND PREFERRED EMBODIMENTS THEREOF
- the present invention provides a method for producing crystalline Group III-V nitride, e.g., (Al,Ga,In)N, boules with large cross-sectional area (> 1 cm in diameter) and length greater than 1 mm, on lattice-matched seeds.
- the deposition is carried out by high growth rate vapor phase epitaxy to eliminate the need for a cost-prohibitive high pressure apparatus. Large single crystal areas are assured through the use of large area, lattice-matched starting seeds, such as native (Al,Ga,In)N crystals. Individual wafer costs are reduced as compared to the substrate removal processes since one boule can be fabricated into multiple wafers for epitaxial growth and device fabrication.
- (Al,Ga,In)N is intended to be broadly construed to include respective nitrides of the single species, Al, Ga, and In, as well as binary, ternary and quaternary compositions of such Group III metal species. Accordingly, the term (Al, Ga, In)N comprehends the compounds A1N, GaN, and InN, as well as the ternary compounds AlGaN, GalnN, and AlInN, and the quaternary compound AlGalnN, as species included in such nomenclature.
- VPE vapor phase epitaxy
- Free-standing (Al,Ga,In)N seed crystals may be produced by any means, including, but not limited to, growing thick films on foreign substrates that are removed after growth by thermal, chemical or physical elimination of or separation from the sacrificial substrates (examples of free-standing (Al,Ga,In)N material and an associated preparation method are disclosed in pending U.S. Patent Application No. 09/179,049 filed October 26, 1998 in the names of Robert P. Vaudo, et al. for "LOW DEFECT DENSITY (Ga, Al, In)N AND HVPE PROCESS FOR MAKING SAME" and in U.S. Patent 5,679,152).
- GaN seeds with a dislocation density less than 10 7 cm "2 and an area of approximately 10 cm 2 are readily formable by HVPE-optical liftoff.
- the seed may be oriented along any number of directions, including, but not limited to, c-axis, a-axis, m-axis or r-axis.
- the seed may be offcut up to 10 degrees from a primary crystal axis. It may be beneficial to direct the offcut in a particular direction, e.g. an offcut of 5 degrees from the (0001) plane
- both sides (N-terminated or group Ill-terminated face) of c-axis oriented seeds may be employed for boule growth, epitaxial growth, device fabrication or device performance advantage.
- compliant and other means may be used to mitigate the differences in thermal and lattice match between the base seed and the growing boule.
- in situ parting or removal of foreign seeds may be employed to eliminate complications from the use of thermal expansion mismatch.
- interlayers between the seed and the boule material may be employed to alleviate strain, alter the electrical characteristics, reduce defect density, permit separation from the seed, or facilitate growth nucleation.
- Such interlayers could be deposited by various techniques, such as for example vapor phase epitaxy (VPE), chemical vapor deposition (CVD), physical vapor deposition (PVD), molecular beam epitaxy (MBE), metalorganic vapor phase epitaxy (MOVPE), or hydride vapor phase epitaxy (HVPE).
- VPE vapor phase epitaxy
- CVD chemical vapor deposition
- PVD physical vapor deposition
- MBE molecular beam epitaxy
- MOVPE metalorganic vapor phase epitaxy
- HVPE hydride vapor phase epitaxy
- Such interlayers may be formed of any suitable materials, including, without limitation, (Al,Ga,In)N or other Group III-V nitride, SiC, SiN (being one preferred interlayer material for reducing defect density of the
- Patterned interlayers may also be used to facilitate defect density reduction and strain reduction, as for example with lateral epitaxial overgrowth techniques. Interlayers may be formed by chemical reaction, ion bombardment, reactive ion etching or other modification of the seed crystal. Such interlayers may be uniform across the seed or may be patterned to favorably impact the growth nucleation, boule separation or boule material improvements. The advantages of patterned interlayers are more fully described in US Patent 5,006,914, Beetz, Jr. and US Patent 5,030,583, Beetz, Jr.
- defect density of the boule product is advantageously minimized by thick boule growth and use of suitable seed crystals, e.g., seeds with either suitably low defect density in the first instance, or which are patterned or otherwise treated to facilitate defect annihilation during boule growth.
- suitable seed crystals e.g., seeds with either suitably low defect density in the first instance, or which are patterned or otherwise treated to facilitate defect annihilation during boule growth.
- the invention contemplates the use of seeds patterned with etched regions or coated regions that prevent growth on specific regions of the seed and promote lateral growth, in order to reduce defect density.
- the invention also contemplates the use of compliant seed crystals that serve to accommodate lattice-mismatch or thermal coefficient of expansion-mismatch between seed material and boule material for such purpose. Using optimized seed crystals and optimally thick boule growth, it is possible to achieve very low defect levels in the product boule material.
- seed crystals are formed for boule manufacturing method by growing a thick (Al,Ga,In)N starter layer on a dissimilar substrate and removing the dissimilar substrate by physical, thermal or chemical means.
- a thick (Al,Ga,In)N starter layer on a dissimilar substrate and removing the dissimilar substrate by physical, thermal or chemical means.
- One such native seed formation technique uses optical liftoff to remove the dissimilar substrate.
- Optical liftoff separation of the (Al,Ga,In)N film from a dissimilar substrate is accomplished by interface decomposition induced by photonic energy.
- the GaN seeds may be grown on sapphire wafers and then separated or "lifted-off the sapphire by laser-induced heating of a thin region of GaN at the GaN/sapphire interface to produce free-standing GaN.
- the 355 nm wavelength light of a Q-switched NdNAG laser may be transmitted through the sapphire for such purpose. Since the photon energy is slightly above the Ga ⁇ bandgap, the incident radiation is absorbed in a thin layer (70 nm) of the Ga ⁇ .
- Sufficient absorbed light induces thermal decomposition of the thin interfacial layer and separation of the Ga ⁇ from the sapphire.
- a beam much smaller than the seed area may be employed and the beam may be sequentially scanned to produce larger area freestanding Ga ⁇ material.
- Separation from the dissimilar substrate by optical liftoff may also be accomplished in situ to the growth process, with the (Al,Ga,In) ⁇ material being held at a temperature near the growth temperature to reduce strain due to differences in the thermal coefficient of expansion between the (Al,Ga,In)N material and the dissimilar substrate.
- the entire seed wafer can be separated at one time or in one pulse with a sufficiently higher power radiation source.
- TEM transmission electron microscopy
- VPE vapor phase epitaxy
- Boule growth in accordance with the present invention is advantageously carried out under specific process conditions to achieve Group III-V nitride substrate boules of superior character.
- Growth is beneficially carried out at temperatures between about 900 and about 1 100°C for GaN, between about 950 and about 1200°C for A1N, and between
- Precursors for the VPE process may include, but are not limited to hydride, chloride or metal-organic precursors.
- NH 3 or other N-containing precursors e.g., hydrazine, amines, polyamines, etc.
- the alloy composition in the boule is readily controlled by the individual flow of Group III precursors.
- the flow of the N-containing precursor is preferably maintained at a considerably larger flow rate than the Group III precursor flow rate (e.g., NH 3 /Group III flow ratios of 10 to 1000 are common and are dependent on the fraction of NH 3 decomposition).
- the respective precursors when introduced to the growth reactor should have sufficient residence time in the reactor to permit their adequate mixing.
- Mixing times of N and group III precursors should generally be less than about 20 microsecond to minimize extraneous gas-phase reactions.
- the Group III precursor(s) may be mixed with the nitrogen precursor to form a stable liquid composition at ambient conditions, which then is delivered to the growth reactor using a liquid delivery system, as for example of the type disclosed in Kirlin et al. U.S. Patent Nos. 5,204,314 and 5,536,323.
- a liquid delivery system as for example of the type disclosed in Kirlin et al. U.S. Patent Nos. 5,204,314 and 5,536,323.
- the solution is vaporized to form precursor vapors that are transported to the growth reactor for carrying out epitaxial growth.
- Typical Group V precursors include amines, polyamines, hydrazine, etc.
- typical Group III precursors include halides, hydrides, metalorganics, etc.
- Group III precursors may be mixed in one solution to produce a binary or ternary nitride boule, and dopant precursors may also be mixed in the solution to produce n- or p-type doped boules.
- Defect density of the boule product is advantageously minimized by thick boule growth and use of suitable seed crystals, e.g., seeds with either suitably low defect density as initially provided, or which are patterned or otherwise treated to facilitate defect annihilation during boule growth.
- suitable seed crystals e.g., seeds with either suitably low defect density as initially provided, or which are patterned or otherwise treated to facilitate defect annihilation during boule growth.
- compliant seed crystals that act to accommodate lattice-mismatch or thermal coefficient of expansion-mismatch between seed material and boule material are also beneficial for this purpose.
- very low defect levels in the product boule material e.g., defect densities less than 10 4 cm "2 are achievable in the practice of the present invention.
- Single crystal GaN seeds obtained from GaN boules may be advantageously used for subsequent GaN boule growth.
- the defect density is progressively reduced during boule growth, leading to better device quality material with subsequent growth.
- the initial seed e.g., of GaN
- the GaN boule growth condition can be adjusted, such as for example by use of higher growth temperature, higher NH 3 /Ga ratios, lower pressures, desirable thermal gradients and non-uniform flow patterns, so that single crystal GaN is grown both in the direction perpendicular to the seed and in the direction parallel to the seed.
- the edges of the seeds should be bare single crystal facets to facilitate replication in the lateral direction. In such manner, the single crystal area of the GaN boule will become larger as the boule grows.
- the large single crystal area GaN wafer can again be used as seed to produce even larger boules. With each subsequent growth, the single crystal area of the GaN can correspondingly be further expanded. Additionally, exposure of lateral growth surfaces or crystal planes can accelerate the lateral growth rate and accelerate the lateral expansion of the boule.
- the edges of the crystal can be coated with a growth inhibiting material (e.g., Si0 2 or Si 3 N 4 for GaN) to minimize growth of any kind at the edges.
- a growth inhibiting material e.g., Si0 2 or Si 3 N 4 for GaN
- impurities can be used at the start of or during growth to control the formation of the crystal.
- Surfactants may be employed to control the structure (e.g., cubic or hexagonal), growth uniformity and/or dopant incorporation.
- the stacking order of the atoms can vary, which in turn affects the physical, electrical and optical properties of the resulting crystal. For example, in SiC, over 200 different stacking arrangements, or polytypes, have been identified; the most common are 4H, 6H, 15R and 3C.
- the polytype produced can be controlled, in part, by adjusting the growth temperature
- the impurities may act to alter the surface structure or chemistry by binding preferentially to certain sites on a planar or stepped surface and consequently altering the stacking structure. Alternatively, or additionally, the impurities may alter the bulk properties of the crystal (effecting small modifications of the lattice constant or the electronic structure) which in turn affects the subsequent stacking of layers.
- the seed crystals are carefully prepared to enable replication of crystal structure and minimize introduction of new defects during boule growth.
- the seed crystals are advantageously polished and etched to remove surface defects, and thoroughly cleaned to remove any contaminants prior to boule growth.
- the process conditions may be readily empirically determined by variation of a specific process condition with boule material characterization as feedback.
- Some of the important material characteristics which may be optimized include defect density, surface morphology, crystallinity, electrical and optical properties, as well as damage caused in material handling and wafer fabrication.
- the defect density can be characterized by TEM correlation with decoration etching (hot sulfuric/hot phosphoric acids) and/or atomic force microscope (AFM) measurements.
- Surface condition can be assessed with AFM, SEM, Nomarski optical microscope, AES, LEED, Kelvin probe, EDS or other suitable analytical techniques and devices.
- Crystallinity can be assessed by double crystal x-ray diffraction, quadruple crystal x-ray diffraction, and optical examination through cross-polarizers.
- the growth vessel should minimize mixing time of Group III precursors with Group V precursors while still providing homogeneous mixture of the individual precursors and dopants.
- a concentric inlet flow design for the inlet of the growth chamber and/or use of a rotating seed crystal may be employed to facilitate gas mixing.
- the growth vessel is desirably constructed and arranged to enable replenishment of the source materials so that the length of the boule is not limited by supply of reactants. Similarly, appropriate disposition and handling of process byproducts with high throughput filtration is desired so that the process is not stopped or undesirably altered by overpressuring the growth vessel.
- HVPE hydride vapor phase epitaxy
- HC1 is passed over a source of high purity gallium (Ga), volatile GaCl is formed and transported to the deposition zone where it reacts with ammonia (NH3) to form GaN.
- GaCl high purity gallium
- NH3 ammonia
- HVPE high vacuum polyethylene
- the distance between the source gas inlets and the growing surface impacts the crystal quality and may be adjusted as required to obtain the desired result. It is desirable to maintain this distance between the inlets and the growth surface constant throughout the growth process, to ensure uniform gas mixing, while minimizing pre-reactions and maintaining constant temperature.
- the boule may be fixtured and during the growth process the boule may be retracted by a suitable carriage, motion stage, fixture gearing arrangement or other suitable structure, to maintain the aforementioned distance between the growth surface and the precursor vapor source at a constant or otherwise appropriate value during the growth of the boule, to "isothermalize" the growth process, i.e., make the growth process as isothermal as possible, and thereby achieve high quality and isotropic characteristics in the product boule and wafers made therefrom.
- the temperature profile may alternatively be varied during the growth process to compensate for the increasing bulk of the boule and the resultant axial temperature differentials.
- the temperature may be varied as to its general level to maximize product quality.
- the (Al,Ga,In)N films generally have a lower background carrier concentration when grown at higher temperatures.
- cracking resulting from residual strain between a non-native seed and growing crystal is minimized by the use of lower seed temperatures.
- Higher temperatures enhance lateral growth and may be employed to expand the boule crystal area.
- growth may be initiated at a lower temperature, with the temperature being subsequently increased to grow higher purity material and expand crystal area, if cracking at such higher temperature is not a problem.
- the temperature can be modified throughout the boule growth process to impact the properties of the growing film.
- the cleanliness of the reactor and growth reproducibility in the growth process is vital to the boule growth process and is desirably maintained by periodic in situ etching (etch-cleaning) of the reactor components.
- etch-cleaning periodic in situ etching
- Such a cleaning step can be accomplished by flowing HCl or other cleaning reagent in the reactor at or near the growth temperature.
- a small amount of HCl or other cleaning reagent may be utilized during the growth cycle to minimize buildup of solids and deposits on the reactor components.
- the cleaning agents may be directed at the reactor walls to facilitate or enhance removal of deposits.
- Such cleaning procedures also significantly extend the usable lifetime of the growth system apparatus.
- reactor liners can be used and replaced to improve reactor cleanliness and/or usable lifetime.
- Conductivity of the (Al,Ga,In)N material can be controlled by adding n-type, p-type and/or deep level impurities into the gas phase in the growth process.
- the addition and activation of p-type impurities such as beryllium, magnesium or zinc, using metalorganic or other sources of these elements delivered to the process gas stream, can be used to control the p-type conductivity of the boule material and wafers produced from the boule.
- Donor and acceptor concentrations ranging from 1E15 to 1E20 cm “3 are preferred, and concentrations ranging from 5E17 to IE 19 cm "3 are more preferred, in the practice of this method.
- p-type (Al, Ga, In)N boule material and wafers will favorably impact bipolar devices (e.g., light emitting devices, such as LEDs and laser diodes). Performance of and currents through such devices is limited in large part by high resistance electrical contact to the p-layer of the device.
- bipolar devices e.g., light emitting devices, such as LEDs and laser diodes. Performance of and currents through such devices is limited in large part by high resistance electrical contact to the p-layer of the device.
- the use of p-type substrates enables the formation of significantly larger (lOx) p-electrodes and a corresponding reduction in p-contact resistance. Operating temperature and functionality of (Al,Ga,In)N laser diodes on p-(Al,Ga,In)N wafers with larger p-contact area is usefully employed to greatly improve the achievable power output and increase the usable lifetime of these devices.
- Semi-insulating character may be provided in the boule by establishing a balance between residual shallow acceptors (or donors) and the intentional deep level donors (or acceptors). For instances where similar concentrations of n-type and p-type impurities are present, it may be necessary to introduce a small amount of shallow acceptors (donors) to fix the conductivity type which is being compensated for by the deep level donor (acceptor).
- the achievement of semi-insulating substrates requires low background impurity concentration. Background impurity concentration in the boule material may be minimized by using Si- and O-free reactor materials or liners (e.g., A1N coated components) and use of high purity source materials (NH 3 is a known source of oxygen impurity). Since a dramatic background impurity reduction is observed with distance from the seed interface, long boule growth favors background impurity reduction.
- Deep level impurities are usefully inco ⁇ orated into the III-V nitride boule material during substrate growth to compensate for residual electrically active impurities.
- concentration of deep acceptor and/or donor levels is desirably precisely controlled to fully compensate the residual or low concentration intentional shallow impurities in the material. This compensation produces high resistivity material with a Fermi level that resides near the center of the band gap.
- the levels must also be deep in the bandgap so as to prevent subsequent thermal ionization of the carriers, particularly for high temperature/high power devices.
- Many transition metals, including Fe, Cr and V may be useful species for deep level dopants in GaN and other III-V nitride materials, creating deep electronic states in the bandgap.
- Other deep level dopant species that may be usefully employed include As, Mn, Co, Ni and Cu.
- conductivity of the boule may be changed after the growth has been completed.
- One such technique for altering the conductivity of the boule involves nuclear transmutation doping, by which improved dopant uniformity and/or increased electrically active dopant concentrations may be achieved.
- nuclear transmutation doping by which improved dopant uniformity and/or increased electrically active dopant concentrations may be achieved.
- Nuclear transmutation doping of the GaN material is accomplished by irradiating it with thermal neutrons. Captured neutrons create radioactive isotopes of the Ga and N atoms in the crystal, which upon decay, are converted to dopant impurities in the GaN crystal.
- thermal neutrons create radioactive isotopes of the Ga and N atoms in the crystal, which upon decay, are converted to dopant impurities in the GaN crystal.
- nuclear transmutation doping has been utilized to achieve phosphorus doping of silicon with exceedingly uniform dopant distribution, but such technique has not previously been applied to nitride compound semiconductor materials such as GaN and related alloys.
- Group III-V nitride materials there are several anticipated advantages of nuclear transmutation doping, including:
- the dopant will be distributed highly uniformly and the entire boule may be doped simultaneously;
- nuclear transmutation doping may be used to dope the boule, as well as individual wafers (produced by any method) and epitaxial films.
- I4 N is 99.63% of the naturally abundant N.
- Neutron irradiated GaN will yield the following isotopes: ' 7 6 JV, TMGa, and ] Ga .
- isotopes will decay in turn to isotopes with half lives of 2.31 min, 21 min and 14.1 hours.
- the capture cross-section for nitrogen by the neutrons is nearly an order of magnitude less than that for Ga, but nevertheless, an oxygen dopant can be produced in addition to Ge.
- the radioactivity produced following irradiation at the level sufficient to produce lxlO 19 Ge atoms in a cubic centimeter of GaN is initially high (>10 5 Currie), but because of the short half lives the activity will be reduced to a few microcuries after 10 days.
- the nuclear transmutation doping technique may also be applied to other materials where cracking is prone to occur or high doping levels are otherwise difficult to achieve, such as silicon carbide.
- n-type, p-type or deep level impurities at elevated temperatures may also be used to achieve desired conductivity levels.
- Boules grown in accordance with the present invention may have any suitable dimensional character appropriate to the end use of the product wafers derived from the boule.
- the boule may have a cross-sectional (lateral) area of 5-10 square centimeters or higher, and may be 4-5 millimeters long or even longer.
- the boule should have sufficient length to enable slicing or other partition of the material into individual wafers (e.g., of 0.1 to 0.7 millimeters thickness).
- the boule may be oriented using conventional Laue or ⁇ -2 ⁇ x-ray diffraction processes.
- the boule may be sliced (wafered) using any suitable slicing tool, such as for example an ID or OD saw, and most preferably a wire saw.
- the wafers may be oriented along a principal crystallographic direction or may be slightly (less than 10 degrees) misoriented to provide a stepped surface for subsequent epitaxial growth or boule growth.
- the boule may be sized and flatted prior to slicing, or sized and flatted as individual wafers.
- the sizing and flatting may be accomplished with conventional grinding (boule) or with particle bombardment or abrasion, single wiresaw cutting, core drilling, or laser cutting (wafer).
- the wafers may be edge ground.
- the wafers are polished to a desired surface quality for epitaxial growth of GaN or other epitaxial growth material. Wafer polishing is accomplished with progressively diminishing sizes of abrasives. For example, the wafer is first lapped with a coarse abrasive (e.g., 10-30 microns diameter of abrasive particles), followed by lapping with a medium abrasive (e.g., 3-10 microns particle diameter). The wafer is then polished with a fine abrasive (e.g., 0.1-3 microns particle diameter). One or more lapping and/or polishing steps may be used.
- a coarse abrasive e.g., 10-30 microns diameter of abrasive particles
- a medium abrasive e.g., 3-10 microns particle diameter
- a fine abrasive e.g. 0.1-3 microns particle diameter
- Abrasives such as alumina, silicon carbide (SiC), boron carbide, diamond and other materials harder than the GaN (or other Group III-V nitride involved) may be used.
- the wafer may be subjected to a chemical mechanical polish (CMP) to remove surface damages caused by mechanical polishing.
- CMP chemical mechanical polish
- the CMP process may be performed in a basic slurry (pH > 8) or in an acidic solution (pH ⁇ 6).
- An oxidation agent may be added in the slurry to increase the CMP rate.
- Colloidal silica or alumina may be used for GaN CMP.
- reactive ion etch, electromechanical etch, or photoelectrochemical etch may be used to finish the wafer and remove surface damage.
- the GaN wafer may be single side polished, or polished on both sides (double side polished), as necessary for a given subsequent use of the wafer.
- the wafer may be subjected to chemical etching either prior to the lapping step or prior to the polish step.
- the etchant may be of any appropriate type, such as a hot acid or hot base.
- as-polished GaN wafers may have subsurface damage caused by the mechanical action of the polishing particles.
- the subsurface damage may introduce defects in the subsequent epitaxial growth of the Group III nitride films.
- TEM transmission electron microscopy
- UV photon backscattering spectroscopy to map the damage.
- TEM transmission electron microscopy
- UV photon backscattering spectroscopy to map the damage.
- TEM transmission electron microscopy
- UV photon backscattering spectroscopy X-ray topography and UV photon backscattering spectroscopy are non-destructive and may be used for defect characterization.
- defects in the GaN wafers have different light scattering characteristics, and thus can be used for characterization.
- Epitaxial growth is the most direct method to characterize the polish damage, but it is destructive to the wafer.
- Some etching methods also destructive when used to decorate defects, such as chemical etching, electrochemical etching, photoelectrical chemical etching, reactive ion etching (RIE), high temperature annealing, or annealing in a reactive atmosphere, may also reveal the polish damage.
- the foregoing methods of characterization may be employed to determine the nature and extent of subsurface damage of the wafer, as an adjunct to use of methods for removing or minimizing subsurface damage, e.g., by chemical etch, CMP, thermal etch or RIE (in a Cl-based or a Cl-F chemistry).
- the wafer in preferred practice, it is desired to impart the wafer with a smooth surface finish with a root mean square (RMS) roughness less than 5 Angstroms over a 10 x 10 micrometer 2 area, as measured by an atomic force microscope.
- the wafer desirably has a radius of curvature that is greater than 1 meter. Grinding may be used to produce flats, but may be difficult to orient with high precision.
- the wafer may have a flat oriented to better than ⁇ 0.3 degrees. Such a precise flat may alternately be produced by cleaving.
- the wafer is of sufficient quality to act as the foundation of an LED device in LED applications.
- the wafer is desirably of sufficient quality to function as the foundation of a laser diode device that lases at room temperature.
- the wafer should be of sufficient quality to act as the foundation of an HEMT device.
- the wafer's usefullness is determined in part by its physical shape. In particular, if the wafer is bowed, if the thickness of the wafer varies, or if the wafer is wa ⁇ ed, the ability to lithographically pattern fine features using optical lithography may be inhibited or even destroyed. Additionally, the ability to achieve growth of high quality epitaxial films on the wafer may be compromised since the fraction of wafer in contact with the susceptor surface changes and consequently, the heating is nonuniform.
- the bow of the wafer should be less than lm (radius of curvature) and more preferably less than 4m; the total thickness variation (TTV) should be less than 20% of the average wafer thickness and more preferably less than 5%; and wa ⁇ (measured as the difference between the high point and low point on a given surface) should be less than 50 microns and more preferably less than 10 microns.
- the method of the present invention permits crystalline (Al,Ga,In)N boules to be produced by high growth rate vapor phase epitaxy, having large cross-sectional area (e.g., > 1 centimeter in diameter) with a length > 1 millimeter on lattice-matched seeds.
- the growth rate may for example be above 20 micrometers per hour, at a temperature of from about 900 to about 1200°C, with preferred temperature for GaN being in the
- GaN boules were grown on GaN seed crystals.
- One such seed is shown in FIGURE 1. This seed was produced by growing 300 ⁇ m of GaN by hydride vapor phase epitaxy (HVPE) on sapphire and subsequently lifting the GaN off the sapphire by laser-heating a thin region of GaN at the GaN/sapphire interface. The GaN seed was transparent and provided a strain-relaxed seed for subsequent GaN boule growth.
- HVPE hydride vapor phase epitaxy
- HVPE hydride vapor phase epitaxy
- FIGURE 2 there is shown a schematic representation of a reactor system 10 including a reactor vessel 12 defining an interior volume 14 therein. While the FIGURE 2 system is shown in the conformation and orientation illustrated in the drawing for pu ⁇ oses of illustration, it will be appreciated that the reactor in some embodiments of the invention is advantageously configured as a vertical reactor system.
- feed line 16 for silane Joined in gas supply relationship to the reactor vessel 12 are feed line 16 for silane, feed line 18 for ammonia and feed line 20 for hydrogen chloride (HCl).
- HCl hydrogen chloride
- Each of these reagent feed lines 16, 18 and 20 are joined to suitable source vessels or other supplies (not shown) for the respective reagent gases.
- the HCl feed line 20 communicates with an interior compartment 22 of the reactor vessel 12 bounding a restricted volume 24 of the reactor interior volume.
- the restricted volume 24 contains a vessel 26 holding molten gallium 28.
- the interior volume 14 of the reactor vessel 12 also contains a retractable susceptor 36 mounted on shaft 38 which in turn is joined to a motive driver (not shown) such as an electric motor, a rack and pinion gear structure, a piston, motion stage assembly, carriage, or other motive structure for selective translation of the shaft 38 in either of the directions indicated by the bi-directional arrow A.
- a motive driver such as an electric motor, a rack and pinion gear structure, a piston, motion stage assembly, carriage, or other motive structure for selective translation of the shaft 38 in either of the directions indicated by the bi-directional arrow A.
- Uniformity of the growth temperature and reactant species is also improved in a preferred embodiment of the invention by rotation of the shaft 38 during growth.
- the system shown in FIGURE 2 may be modified from the arrangement shown.
- the system may include provision for metal replacement via a pumped vessel that is heated to flow the metal in liquid form to the growth chamber.
- the conformation of the system as discussed above, may be vertical, and the system may variously include means for introducing HCl for cleaning of the growth chamber, a liner in the growth chamber, and or a filter/bubbler arrangement for supply of alternate reactants.
- a susceptor 36 On the end of the shaft is mounted a susceptor 36, which may be suitably heated, e.g., by the surrounding furnace, and/or by an embedded electrical resistance heating element, incident infrared radiation, incident microwave radiation, or in other manner (heater not shown). It will be appreciated that more than the susceptor is typically heated, e.g., with a hot wall reactor in which the entire growth zone and the Ga metal zone are enclosed in a resistance-heated furnace. On the susceptor is mounted a seed crystal 34 on which is grown the boule 32.
- the boule is grown from the precursor vapor which is mixed from the feed lines 16 (silane), 18 (ammonia) and the interior compartment 22 (gallium chloride, produced by reaction in the compartment of gallium with HCl), in the vapor space 30 of the interior volume 14 of the reactor vessel 12.
- the respective precursors combine and gallium nitride (GaN) is formed on the growth surface of the seed crystal at the inception of operation, followed by propagation of the deposition growth in the axial direction of the elongate reactor vessel.
- GaN gallium nitride
- the shaft and associated retractable susceptor may be translated for incremental withdrawal of the shaft and susceptor assembly from the reactor vessel 12.
- the consequence of such movement is to move the growth surface away from the outlets of the feed lines 16 and 18 and the outlet of interior compartment 22, and such movement may be modulated during the growth process to maintain the distance between the growth surface of the boule and the outlets of the precursor feed passages at a constant value, so that the boule growth surface is thereby isothermalized as it grows and the mixing time of the source materials is maintained constant as the boule grows.
- the temperature in the reactor vessel may be modulated to achieve a desired character of the boule article produced in the reactor vessel.
- the HVPE boule growth process exploits an inherent defect annihilation mechanism that is maximized by HVPE growth under proper growth conditions, involving a steady decrease in defect density with HVPE material thickness (more fully disclosed in U.S. Patent Application No. 09/179,049 filed October 26, 1998 in the names of Robert P. Vaudo, et al).
- the dislocations in the HVPE GaN material continue to be tilted with respect to the growth direction and each other
- Dislocation density levels of less than 5 x 10 ⁇ cm _ 2 have been reproducibly achieved on 200 to 300 ⁇ m thick GaN layers on sapphire, and such defect levels are readily achievable in the practice of the present invention, as well as lower defect densities, e.g., less than 10 4 cnr ⁇ . Because the dislocations are still tilted after hundreds of microns of growth, dislocation annihilation of tilted dislocations will continue throughout the boule as it grows. Of course, the ability to sustain the dislocation annihilation will depend on the character of the remaining dislocations. Such ability can be assisted by (i) growing longer boules and (ii) using seeds which are generated farther down the boule process (i.e., using a seed sliced from a boule after defect density reduction has occurred).
- reactants to the HVPE process can either be loaded in large quantity (such as Ga), be replenished periodically during growth, or be continually supplied (such as
- “native" seeds (of the same III-V nitride) is critical to making very long boules since cracking due to mismatch strain will be eliminated. Concerning the importance of growing on TCE-matched seeds, if boule growth is carried out on a seed that has a different TCE than the III-V nitride being grown, then upon cooldown from the growth temperature, the III-V nitride and substrate are under considerable strain and the boule material and or seed are prone to crack, but if growth is carried out on a TCE-matched and lattice-matched III-V nitride seed, unstrained growth can be carried out, and cooldown of the boule will occur without cracking. With sufficient supply of reactants and growth on TCE-matched seeds, boules can be grown that are several centimeters long.
- LEO lateral epitaxial overgrowth
- LEO is carried out on substrates which have been patterned with growth inhibitor regions formed by deposition (e.g. Si 3 N 4 , W, or Si0 2 ) or etching (trenches). Growth selectivity between the masked (or etched) and window regions alter the growth direction and defect propagation of the III-V nitride. Dislocation annihilation occurs both through "blocking" at the growth inhibited regions, and through bending of the dislocations in the window region. Thus, lower defect density can occur not only over growth inhibiting regions, but also over window regions.
- a repeated LEO process with growth inhibiting stripes displaced to block the entire area of the seed may also be useful as a seed with uniformly low defect density.
- (Ga,Al,In)N boules can be grown on previously grown LEO seeds or the boule process can include LEO growth as the first stage without removal of the LEO material from the reactor.
- the growth process in addition to using high quality GaN seeds, it is important that the growth process be thermally uniform so that local strain is not induced. This may for example be achieved by using a relatively low growth temperature (e.g., from about 900 to about 1 100°C) and by using hot-walled reactor heating to maintain uniform temperature across the growing boule.
- a relatively low growth temperature e.g., from about 900 to about 1 100°C
- III-V nitride boules into wafers includes boule orientation, boule slicing, wafer sizing, wafer polishing, and wafer characterization. Concerning boule orientation, accurate wafer orientation is important for proper deposition of III-V nitride epilayers. Laue diffraction can be employed to determine crystal direction, and the polarity of the starting seeds and boule can be readily analytically determined using conventional techniques, e.g., surface analysis tools including AES, LEED, etching and XPS.
- the boule is sliced into wafer blanks.
- a wire saw may be employed for this operation.
- the principle of a wire saw is to slice the boule by a lapping process. In this process a brass-coated steel wire is coated with abrasive (diamond/BC) slurry, the coated wire is run over the boule, and a small amount of boule material is removed with each pass. Alternately, an abrasive impregnated wire may be used. This process works as well if multiple wires are placed in parallel positions, e.g., 125 wires, which allows a corresponding level of slices to be taken from one or a set of boules in a single slicing operation.
- the use of the wire saw in lieu of other slicing devices has three main advantages: (1) lower kerf loss from the slicing process; (2) higher boule throughput due to multi-wire slicing, and (3) reduced subsurface damage from the slicing process. Due to reduced kerf loss, the number of wafers that can be obtained from a single boule is very high.
- the boule could be separated into individual wafers by thermally decomposing periodically placed parting layers.
- the composition or doping level of the (Al,Ga,In)N boule can be controlled over the length of the boule such that periodic (e.g., every 0.3 to 0.5 mm of growth) abso ⁇ tive layers (regions with lower bandgap or different dopant type or density) can be grown, in alternating arrangement to the wafer material layer or regions.
- Exposure of the resulting boule to high power laser energy with photon energy that is non-absorbed (or minimally absorbed) by the wafer material layer but preferentially or exclusively absorbed by the abso ⁇ tive layer will cause thermal decomposition of the abso ⁇ tive layer and separation of wafer material layer from the boule.
- This process can be sequentially carried out to separate each of the wafer layers in turn from the boule, optionally with removal of excess Group III materials from the surface of the boule (e.g., in HCl gas or liquid) before or during each successive laser separation step.
- the unwanted outer region of the wafer is removed in a sizing process.
- This cutting to size and edge rounding may be achieved by a computer-controlled micro-particle abrasion process.
- two streams of micro-particles of abrasive, such as boron carbide, may be used to cut the as-sawn SiC wafers into circular wafers with the appropriate flats.
- the system is advantageously computer-controlled to yield accurate wafer diameter and flat lengths, as well as to produce edge-rounded wafers for enhanced crack and chip resistance. Sizing could also occur before slicing, in which case a higher throughput may be achieved.
- Polishing of the wafer involves preliminary polishing, e.g., using diamond slurries, followed by a post polish treatment to remove sawing and mechanical polish induced subsurface damage.
- the wafer derived from the boule may be subjected to various other finishing operations, including, without limitation, core drilling, abrasive particle jet exposure, wire sawing, laser exposure, chemical mechanical polishing, etching, and reactive ion etching.
- the present invention in one aspect contemplates the cleaving of the substrate for the microelectronic device or precursor device structure, to enable device articles such as laser diodes on free-standing material. Homostructures enable aligned cleavage planes between the device and substrate, thereby permitting cleavage. Cleaving can be facilitated by thinning of the substrate before cleaving.
- the present invention offers various advantages over currently available and otherwise proposed technologies, including:
- the defect density of the final wafers is lower than those produced by currently available technologies since the defect density of the starting seed crystal is comparable to the best (Al,Ga,In)N available and the defects continue to annihilate as the boule grows.
- Substrate orientation can be chosen or optimized for improved epitaxial overgrowth or to accommodate specific device applications.
- Optimal wafer orientations may be selected to be N-face or Ga-face, and aligned with a principal crystallographic axis (e.g. c, a, m, or r) or slightly misaligned to create surface steps for epitaxial growth.
- a principal crystallographic axis e.g. c, a, m, or r
- controllability of electrical characteristics The electrical characteristics of the boule material can be controlled to suit the particular device applications to which wafers cut from the boule will be subjected. Doping is simplified as compared to conventional boule growth since doping may be controlled by gas-phase flow rather than a difficult- to-control dopant concentration in the melt.
- EXAMPLE 1 GaN boules were grown on GaN seed crystals by hydride vapor phase epitaxy (HVPE) in a reactor system of the type shown schematically in FIGURE 2.
- the Ga constituent was provided by interaction of HCl gas with molten Ga at ⁇ 850°C to form a gaseous gallium chloride compound.
- Ammonia (NH 3 ) gas provided the nitrogen constituent.
- the GaN seed crystals were produced by the HVPE/optical liftoff technique.
- the use of GaN seeds alleviated the strain associated with TCE and lattice mismatch and facilitated the growth of a long boule without cracking.
- the seed crystals were first reactive ion etched (RIE) in SiCl 4 to remove 0.5 ⁇ m of material and then cleaned with solvents and dilute HCl to remove surface contaminants and the native oxide from the GaN. Polishing of the seed crystals, or the use of as-grown smoother seeds, is preferred for best results.
- the seed was placed in the HVPE reactor and maintained under a flow of NH 3 until the growth was initiated.
- the wafer temperature was less than 993 °C during the growth nucleation, although higher temperatures may be used to advantage. Lower than ideal temperatures were employed in the first trial in order to make sure that the GaN material would not crack.
- the ratio of NH 3 to HCl flow during the process was maintained at -35. Growth rates as high as 0.15 mm/
- GaN boule was grown, 8 cm 2 in cross-section by 4 mm long on an irregularly shaped GaN seed.
- the initial results obtained demonstrated that GaN boules, substantially longer (thicker) than previous reports, can be growth without cracking and without appreciably reducing the crystal area of the starting GaN seed.
- the GaN boule material was robust enough to be mechanically transformed into individual wafers. Wafer slicing was accomplished by a wire-saw. Sizing of individual wafers was accomplished by sandblasting and the final wafer product was edge rounded. Wafer polishing was carried out with diminishing sizes of abrasives (diamond).
- the as-sliced wafer from the GaN boule had a transverse dimension of approximately 1.75 inches, and the as-cut wafer material was polished and sized to yield a 1 inch diameter wafer.
- the crystal quality of the wafers was good. Despite the use of intentionally low quality seed material (rough and pitted), minimal seed preparation, and a compromised process (growth temperature decreased with boule growth), the double crystal x-ray rocking curve full width at half maximum, FWHM (shown in FIGURE 3), for the GaN wafer obtained from the HVPE boule manufacturing method was -351 arcsec, comparable to good quality GaN heteroepitaxial material.
- the background donor concentration in the first wafers compared favorably with other HVPE material, measuring less than 10 16 cm "3 .
- the GaN boule was robust enough and of sufficient length to be sliced into individual wafers that were subsequently sized and polished to a specular finish.
- the resulting wafers are highly suitable for handling, epitaxial growth and device processing.
- Good material quality The crystal quality of the wafers was comparable to current heteroepitaxial GaN materials.
- Seed preparation There is an obvious change in structure of the GaN deposited on the seed. Optimized seed preparation and growth nucleation are appropriate to maximize the quality of the product boule.
- the growth reactor desirably is constructed and arranged to uniformly grow the GaN boule at high growth rates, with efficient management of growth byproducts and with continuous reactant replenishment.
- Crystal area - Edge preparation techniques are combined with higher growth temperature, higher NH 3 /Ga ratios, lower pressures, desirable thermal gradients and non-uniform flow patterns, so that single crystal boule material is grown both in the direction pe ⁇ endicular to the seed and in the direction parallel to the seed to expand crystal area.
- edge coating techniques serving as lateral growth barriers are usefully employed to limit polycrystalline growth at the edges of the boule and encroachment of the single crystal area.
- Wafer fabrication - Wafer fabrication unit operations are susceptible to optimization within the skill of the art, to maximize the quality of the product wafers yielded by the boule.
- the boule of the present invention may be parted or sectioned in any suitable manner to provide multiple device quality wafers which then may be employed as device-quality substrates for fabrication of a wide variety of microelectronic devices and device precursor structures, such as such as light emitting diodes, laser diodes, ultraviolet photodetectors, high electron mobility transistors, bipolar transistors, heterojunction bipolar transistors, high power rectifiers, wavelength division multiplexing components, etc.
- light emitting diodes such as light emitting diodes, laser diodes, ultraviolet photodetectors, high electron mobility transistors, bipolar transistors, heterojunction bipolar transistors, high power rectifiers, wavelength division multiplexing components, etc.
- FIGURE 4 is a schematic representation of a double heterostructure LED 90 fabricated on a wafer 92 derived from a boule of the invention.
- the wafer which may be an n- doped AlGaN material, has formed on its bottom surface an n-electrode 94.
- Overlying the top surface of the wafer are the sequential layers 96-104, including an n-AlGaN cladding layer 96, an undoped InGaN active region layer 98, a p-type AlGaN cladding layer 100, a p-type GaN contact layer 102 and a p-electrode 104.
- FIGURE 5 is a schematic representation of a cleaved laser diode 1 10 fabricated on a wafer 1 12 derived from a boule of the invention.
- the wafer 1 12 is of a p-type AlGaN material, with a large area p-contact electrode 1 14 on its bottom surface.
- Overlying the top surface of the wafer are the sequential layers 1 16-124, including a p-AlGaN cladding layer 1 16, a GaN/InGaN multiple quantum well active region layer 1 18, an n- type AlGaN cladding layer 120, an n-type GaN contact layer 122 and an n-electrode 124.
- FIGURE 6 is a schematic representation of an ultraviolet photodetector 130 fabricated on a wafer 132 derived from a boule of the invention.
- the wafer 132 is formed of an Al xl Ga,. x ,N material, wherein x, > x 2 + 0.05.
- Overlying the substrate are the sequential layers 134-137, including n-type Al x ,Ga,. x ,N material layer 134, n-type Al x2 Ga, .x2 N material layer 136, n-electrode 137, an insulative (undoped) Al x2 Ga,. x2 N material layer 138, a p-type Al x2 Ga,. x2 N material layer 140, a p-type GaN material layer 142 (or a layer graded to p-type GaN), and p-electrode 144.
- FIGURE 7 is a schematic representation of a high electron mobility transistor 150 fabricated on a semi-insulating GaN wafer 152 derived from a boule of the invention. Overlying the wafer 152 are sequential layers 154-158 including undoped GaN layer 154, undoped AlGaN layer 156 which may have a thickness on the order of less than 100 Angstroms, and n + AlGaN layer 158 which may have a thickness on the order of about 200 Angstroms.
- the device structure includes drain electrode 160, gate electrode 162 and source electrode 164, as shown.
- FIGURE 8 is a schematic representation of a high power rectifier 180 fabricated on an n-type (AlGaln)N wafer 182 derived from a boule of the invention. Underlying the wafer is an ohmic contact 184, and overlying it are an n-type (AlGaln)N stand-off layer 186 and Schottky contact 188.
- FIGURE 9 is a schematic representation of an AlGaN/GaN heterojunction bipolar transistor 200 fabricated on an n-type GaN wafer 202 derived from a boule according to the present invention.
- the device structure includes an n-type GaN collector 204, collector contact 206, thin (e.g., 100 to 300 nm thickness) p-type GaN base region 208, and base electrode 210. Overlying the base region are the n-type AlGaN emitter 212 and emitter electrode 214.
- the junction between the emitter and base material may be graded from the GaN of the base 208 to the AlGaN composiont of the emitter 212 to avoid abrupt discontinuity in the conduction band at this junction.
- GaN single wafers can be produced by growth of thick (e.g., 300 - 500 microns) GaN on sapphire, and subsequent parting of the GaN layer from the sapphire substrate, with the resulting GaN layer constituting a wafer for subsequent processing.
- additional epitaxial layers could be grown on the surface of the substrate, either within the HVPE system prior to separation from the seed, or in a different process step subsequent to removal from the HVPE system.
- Such formation of single wafer structures is amenable to process operations of various types described herein, including for example doping, polishing and sizing steps.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001567830A JP5542292B2 (ja) | 2000-03-13 | 2001-03-12 | Iii−v族窒化物基板ボウル、並びにiii−v族窒化物基板ボウル製造法及び使用法 |
EP01920321.5A EP1264011B1 (en) | 2000-03-13 | 2001-03-12 | Iii-v nitride substrate boule and method of making and using the same |
IL15169801A IL151698A0 (en) | 2000-03-13 | 2001-03-12 | Iii-v nitride substrate boule and method of making and using the same |
AU2001247389A AU2001247389A1 (en) | 2000-03-13 | 2001-03-12 | Iii-v nitride substrate boule and method of making and using the same |
IL151698A IL151698A (en) | 2000-03-13 | 2002-09-11 | Substrate ingot - III – V - nitride and method for its preparation and use |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/524,062 | 2000-03-13 | ||
US09/524,062 US6596079B1 (en) | 2000-03-13 | 2000-03-13 | III-V nitride substrate boule and method of making and using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001068955A1 true WO2001068955A1 (en) | 2001-09-20 |
Family
ID=24087600
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/007945 WO2001068955A1 (en) | 2000-03-13 | 2001-03-12 | Iii-v nitride substrate boule and method of making and using the same |
Country Status (12)
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1404902A1 (en) * | 2001-06-08 | 2004-04-07 | Advanced Technology Materials, Inc. | High surface quality gan wafer and method of fabricating same |
EP1423259A1 (en) * | 2001-09-05 | 2004-06-02 | Advanced Technology Materials, Inc. | Free-standing (al, ga, in)n and parting method for forming same |
EP1475826A2 (en) * | 2003-05-06 | 2004-11-10 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
EP1528591A2 (en) * | 2003-10-30 | 2005-05-04 | Sumitomo Electric Industries, Ltd. | Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate |
EP1577933A2 (en) * | 2004-03-17 | 2005-09-21 | Sumitomo Electric Industries, Ltd. | Method of manufacturing single-crystal GaN substrate, and single-crystal GaN substrate |
US7223155B2 (en) | 2005-01-07 | 2007-05-29 | Sumitomo Electric Industries, Ltd. | Method of producing III-nitride substrate |
EP1803839A1 (en) * | 2005-12-28 | 2007-07-04 | Sumitomo Electric Industries, Ltd. | Fabrication method and fabrication apparatus of group III nitride crystal substance |
EP1821339A1 (en) * | 2006-02-15 | 2007-08-22 | Sumitomo Electric Industries, Ltd. | GaN crystal substrate and method of manufacturing the same, and method of manufacturing semiconductor device |
JP2007534580A (ja) * | 2003-07-11 | 2007-11-29 | クリー インコーポレイテッド | 半絶縁性GaNおよびその製造方法 |
WO2008017320A1 (de) * | 2006-08-09 | 2008-02-14 | Freiberger Compound Materials Gmbh | Verfahren zur herstellung eines dotierten iii-n-massivkristalls sowie eines freistehenden dotierten iii-n-substrates und dotierter iii-n-massivkristall sowie freistehendes dotiertes iii-n-substrat |
DE102007010286A1 (de) | 2007-03-02 | 2008-09-04 | Freiberger Compound Materials Gmbh | Verfahren und Vorrichtung zum Herstellen eines Verbindungshalbleitermaterials mittels Gasphasenepitaxie |
EP2039733A1 (en) * | 2005-04-26 | 2009-03-25 | Sumitomo Electric Industries, Ltd. | Method of surface treatment of group III nitride crystal film, group III nitride crystal substrate, group III nitride crystal substrate with epitaxial layer, and semiconductor device |
EP1624095A3 (en) * | 2004-08-04 | 2009-04-01 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor single-crystal substrate and method of its synthesis |
US7585772B2 (en) | 2006-07-26 | 2009-09-08 | Freiberger Compound Materials Gmbh | Process for smoothening III-N substrates |
EP2119815A1 (en) * | 2006-12-26 | 2009-11-18 | Shin-Etsu Handotai Co., Ltd. | Method for producing self-supporting nitride semiconductor substrate and self-supporting nitride semiconductor substrate |
US7744697B2 (en) | 2001-06-06 | 2010-06-29 | Nichia Corporation | Bulk monocrystalline gallium nitride |
US7811380B2 (en) | 2002-12-11 | 2010-10-12 | Ammono Sp. Z O.O. | Process for obtaining bulk mono-crystalline gallium-containing nitride |
US7871843B2 (en) | 2002-05-17 | 2011-01-18 | Ammono. Sp. z o.o. | Method of preparing light emitting device |
US7959729B2 (en) | 2003-03-17 | 2011-06-14 | Osaka University | Method for producing group-III-element nitride single crystals and apparatus used therein |
US8048224B2 (en) | 2006-05-08 | 2011-11-01 | Freiberger Compound Materials Gmbh | Process for producing a III-N bulk crystal and a free-standing III-N substrate, and III-N bulk crystal and free-standing III-N substrate |
US8092597B2 (en) | 2001-07-06 | 2012-01-10 | Freiberger Compound Materials Gmbh | Method and apparatus for fabricating crack-free Group III nitride semiconductor materials |
EP2514858A1 (en) * | 2009-12-18 | 2012-10-24 | Sumitomo Electric Industries, Ltd. | Group iii nitride crystal substrate, group iii nitride crystal substrate having epitaxial layer, and semiconductor device and method for producing the same |
US8390101B2 (en) | 2002-04-30 | 2013-03-05 | Cree, Inc. | High voltage switching devices and process for forming same |
RU2479892C2 (ru) * | 2011-07-25 | 2013-04-20 | Общество с ограниченной ответственностью "Галлий-Н" | Способ изготовления полупроводниковых светоизлучающих элементов |
US8771552B2 (en) | 2005-06-23 | 2014-07-08 | Sumitomo Electric Industries, Ltd. | Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same |
US8778078B2 (en) | 2006-08-09 | 2014-07-15 | Freiberger Compound Materials Gmbh | Process for the manufacture of a doped III-N bulk crystal and a free-standing III-N substrate, and doped III-N bulk crystal and free-standing III-N substrate as such |
US8828140B2 (en) | 2005-06-23 | 2014-09-09 | Sumitomo Electric Industries, Ltd. | Nitride crystal, nitride crystal substrate, epilayer-containing nitride crystal substrate, semiconductor device and method of manufacturing the same |
US9708735B2 (en) | 2005-06-23 | 2017-07-18 | Sumitomo Electric Industries, Ltd. | Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same |
Families Citing this family (263)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5679152A (en) * | 1994-01-27 | 1997-10-21 | Advanced Technology Materials, Inc. | Method of making a single crystals Ga*N article |
US6596079B1 (en) * | 2000-03-13 | 2003-07-22 | Advanced Technology Materials, Inc. | III-V nitride substrate boule and method of making and using the same |
JP4374156B2 (ja) * | 2000-09-01 | 2009-12-02 | 日本碍子株式会社 | Iii−v族窒化物膜の製造装置及び製造方法 |
JP2002173895A (ja) * | 2000-09-25 | 2002-06-21 | Nippon Paper Industries Co Ltd | グラビア印刷用紙 |
US7053413B2 (en) * | 2000-10-23 | 2006-05-30 | General Electric Company | Homoepitaxial gallium-nitride-based light emitting device and method for producing |
US7615780B2 (en) * | 2000-10-23 | 2009-11-10 | General Electric Company | DNA biosensor and methods for making and using the same |
US8507361B2 (en) * | 2000-11-27 | 2013-08-13 | Soitec | Fabrication of substrates with a useful layer of monocrystalline semiconductor material |
US6649287B2 (en) * | 2000-12-14 | 2003-11-18 | Nitronex Corporation | Gallium nitride materials and methods |
US6576932B2 (en) * | 2001-03-01 | 2003-06-10 | Lumileds Lighting, U.S., Llc | Increasing the brightness of III-nitride light emitting devices |
US6806508B2 (en) * | 2001-04-20 | 2004-10-19 | General Electic Company | Homoepitaxial gallium nitride based photodetector and method of producing |
US6706114B2 (en) * | 2001-05-21 | 2004-03-16 | Cree, Inc. | Methods of fabricating silicon carbide crystals |
US20030205193A1 (en) * | 2001-07-06 | 2003-11-06 | Melnik Yuri V. | Method for achieving low defect density aigan single crystal boules |
US20070032046A1 (en) * | 2001-07-06 | 2007-02-08 | Dmitriev Vladimir A | Method for simultaneously producing multiple wafers during a single epitaxial growth run and semiconductor structure grown thereby |
US6936357B2 (en) * | 2001-07-06 | 2005-08-30 | Technologies And Devices International, Inc. | Bulk GaN and ALGaN single crystals |
US7750355B2 (en) * | 2001-10-26 | 2010-07-06 | Ammono Sp. Z O.O. | Light emitting element structure using nitride bulk single crystal layer |
US6881261B2 (en) * | 2001-11-13 | 2005-04-19 | Matsushita Electric Industrial Co., Ltd. | Method for fabricating semiconductor device |
JP3856750B2 (ja) * | 2001-11-13 | 2006-12-13 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
US8545629B2 (en) | 2001-12-24 | 2013-10-01 | Crystal Is, Inc. | Method and apparatus for producing large, single-crystals of aluminum nitride |
US7638346B2 (en) * | 2001-12-24 | 2009-12-29 | Crystal Is, Inc. | Nitride semiconductor heterostructures and related methods |
US20060005763A1 (en) * | 2001-12-24 | 2006-01-12 | Crystal Is, Inc. | Method and apparatus for producing large, single-crystals of aluminum nitride |
JP4063548B2 (ja) * | 2002-02-08 | 2008-03-19 | 日本碍子株式会社 | 半導体発光素子 |
US8809867B2 (en) | 2002-04-15 | 2014-08-19 | The Regents Of The University Of California | Dislocation reduction in non-polar III-nitride thin films |
KR100992960B1 (ko) * | 2002-04-15 | 2010-11-09 | 더 리전츠 오브 더 유니버시티 오브 캘리포니아 | 유기금속 화학기상 증착법에 의해 성장된 무극성 α면질화갈륨 박막 |
JP2003327497A (ja) * | 2002-05-13 | 2003-11-19 | Sumitomo Electric Ind Ltd | GaN単結晶基板、窒化物系半導体エピタキシャル基板、窒化物系半導体素子及びその製造方法 |
US7070703B2 (en) * | 2002-05-23 | 2006-07-04 | Hitachi Global Storage Technologies Netherlands B.V. | Process for producing glass disk substrates for magnetically recordable data storage disks |
AU2003285768A1 (en) | 2002-12-11 | 2004-06-30 | Ammono Sp. Z O.O. | A template type substrate and a method of preparing the same |
AU2003299899A1 (en) | 2002-12-27 | 2004-07-29 | General Electric Company | Gallium nitride crystal, homoepitaxial gallium-nitride-based devices and method for producing same |
US9279193B2 (en) | 2002-12-27 | 2016-03-08 | Momentive Performance Materials Inc. | Method of making a gallium nitride crystalline composition having a low dislocation density |
US7786503B2 (en) * | 2002-12-27 | 2010-08-31 | Momentive Performance Materials Inc. | Gallium nitride crystals and wafers and method of making |
US20070040181A1 (en) * | 2002-12-27 | 2007-02-22 | General Electric Company | Crystalline composition, wafer, and semi-conductor structure |
US7859008B2 (en) * | 2002-12-27 | 2010-12-28 | Momentive Performance Materials Inc. | Crystalline composition, wafer, device, and associated method |
US20060169996A1 (en) * | 2002-12-27 | 2006-08-03 | General Electric Company | Crystalline composition, wafer, and semi-conductor structure |
US7098487B2 (en) * | 2002-12-27 | 2006-08-29 | General Electric Company | Gallium nitride crystal and method of making same |
US8357945B2 (en) * | 2002-12-27 | 2013-01-22 | Momentive Performance Materials Inc. | Gallium nitride crystal and method of making same |
US7638815B2 (en) * | 2002-12-27 | 2009-12-29 | Momentive Performance Materials Inc. | Crystalline composition, wafer, and semi-conductor structure |
US7221037B2 (en) * | 2003-01-20 | 2007-05-22 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing group III nitride substrate and semiconductor device |
US7898047B2 (en) * | 2003-03-03 | 2011-03-01 | Samsung Electronics Co., Ltd. | Integrated nitride and silicon carbide-based devices and methods of fabricating integrated nitride-based devices |
US7112860B2 (en) | 2003-03-03 | 2006-09-26 | Cree, Inc. | Integrated nitride-based acoustic wave devices and methods of fabricating integrated nitride-based acoustic wave devices |
JP4052150B2 (ja) * | 2003-03-05 | 2008-02-27 | 住友電気工業株式会社 | 窒化物系半導体装置の製造方法 |
JP2005112641A (ja) * | 2003-10-03 | 2005-04-28 | Sumitomo Electric Ind Ltd | 窒化物半導体基板および窒化物半導体基板の製造方法 |
CN101661910B (zh) * | 2003-10-27 | 2012-07-18 | 住友电气工业株式会社 | 氮化镓半导体衬底和蓝色发光器件 |
US7323256B2 (en) * | 2003-11-13 | 2008-01-29 | Cree, Inc. | Large area, uniformly low dislocation density GaN substrate and process for making the same |
US7118813B2 (en) * | 2003-11-14 | 2006-10-10 | Cree, Inc. | Vicinal gallium nitride substrate for high quality homoepitaxy |
US20050112281A1 (en) * | 2003-11-21 | 2005-05-26 | Rajaram Bhat | Growth of dilute nitride compounds |
DE10355600B4 (de) * | 2003-11-28 | 2021-06-24 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Halbleiterchip und Verfahren zur Herstellung von Halbleiterchips |
WO2005064666A1 (en) | 2003-12-09 | 2005-07-14 | The Regents Of The University Of California | Highly efficient gallium nitride based light emitting diodes via surface roughening |
KR100506739B1 (ko) * | 2003-12-23 | 2005-08-08 | 삼성전기주식회사 | 알루미늄(Al)을 함유한 질화물 반도체 결정 성장방법 |
US7135715B2 (en) * | 2004-01-07 | 2006-11-14 | Cree, Inc. | Co-doping for fermi level control in semi-insulating Group III nitrides |
JP4513326B2 (ja) * | 2004-01-14 | 2010-07-28 | 日立電線株式会社 | 窒化物半導体結晶の製造方法及び窒化物半導体基板の製造方法 |
JP4991116B2 (ja) * | 2004-02-13 | 2012-08-01 | フライベルゲル・コンパウンド・マテリアルズ・ゲーエムベーハー | クラックフリーiii族窒化物半導体材料の製造方法 |
JP2006306722A (ja) * | 2004-03-17 | 2006-11-09 | Sumitomo Electric Ind Ltd | GaN単結晶基板の製造方法及びGaN単結晶基板 |
JP4552516B2 (ja) * | 2004-06-01 | 2010-09-29 | 住友電気工業株式会社 | AlN単結晶の製造方法 |
US7956360B2 (en) * | 2004-06-03 | 2011-06-07 | The Regents Of The University Of California | Growth of planar reduced dislocation density M-plane gallium nitride by hydride vapor phase epitaxy |
JP2005347634A (ja) * | 2004-06-04 | 2005-12-15 | Sumitomo Electric Ind Ltd | AlGaInN系単結晶ウエハ |
JP5015417B2 (ja) * | 2004-06-09 | 2012-08-29 | 住友電気工業株式会社 | GaN結晶の製造方法 |
KR100848380B1 (ko) * | 2004-06-11 | 2008-07-25 | 암모노 에스피. 제트오. 오. | 갈륨 함유 질화물의 벌크 단결정 및 그의 어플리케이션 |
US8449672B2 (en) * | 2004-09-03 | 2013-05-28 | The United States Of America As Represented By The Secretary Of The Navy | Method of growing group III nitride crystals |
JP2006108435A (ja) | 2004-10-06 | 2006-04-20 | Sumitomo Electric Ind Ltd | 窒化物半導体ウエハ |
PL371405A1 (pl) * | 2004-11-26 | 2006-05-29 | Ammono Sp.Z O.O. | Sposób wytwarzania objętościowych monokryształów metodą wzrostu na zarodku |
EP1819473A1 (de) * | 2004-12-10 | 2007-08-22 | Freiberger Compound Materials GmbH | Werkst]ckhalterung und verfahren zum drahts[gen |
US10374120B2 (en) * | 2005-02-18 | 2019-08-06 | Koninklijke Philips N.V. | High efficiency solar cells utilizing wafer bonding and layer transfer to integrate non-lattice matched materials |
JP4563230B2 (ja) * | 2005-03-28 | 2010-10-13 | 昭和電工株式会社 | AlGaN基板の製造方法 |
JP2006290677A (ja) * | 2005-04-11 | 2006-10-26 | Hitachi Cable Ltd | 窒化物系化合物半導体結晶の製造方法及び窒化物系化合物半導体基板の製造方法 |
TW200707799A (en) | 2005-04-21 | 2007-02-16 | Aonex Technologies Inc | Bonded intermediate substrate and method of making same |
KR100673873B1 (ko) * | 2005-05-12 | 2007-01-25 | 삼성코닝 주식회사 | 열전도도가 우수한 질화갈륨 단결정 기판 |
JP4363368B2 (ja) * | 2005-06-13 | 2009-11-11 | 住友電気工業株式会社 | 化合物半導体部材のダメージ評価方法、及び化合物半導体部材の製造方法 |
JP4518209B1 (ja) | 2009-09-07 | 2010-08-04 | 住友電気工業株式会社 | Iii族窒化物結晶基板、エピ層付iii族窒化物結晶基板、ならびに半導体デバイスおよびその製造方法 |
KR100623271B1 (ko) * | 2005-06-24 | 2006-09-12 | 한국과학기술연구원 | 갈륨망간나이트라이드 단결정 나노선의 제조방법 |
US7884447B2 (en) * | 2005-07-11 | 2011-02-08 | Cree, Inc. | Laser diode orientation on mis-cut substrates |
US8946674B2 (en) * | 2005-08-31 | 2015-02-03 | University Of Florida Research Foundation, Inc. | Group III-nitrides on Si substrates using a nanostructured interlayer |
JP2007073761A (ja) * | 2005-09-07 | 2007-03-22 | Sumitomo Electric Ind Ltd | 窒化物半導体基板及び窒化物半導体基板の加工方法 |
US9157169B2 (en) * | 2005-09-14 | 2015-10-13 | International Rectifier Corporation | Process for manufacture of super lattice using alternating high and low temperature layers to block parasitic current path |
US20070086916A1 (en) * | 2005-10-14 | 2007-04-19 | General Electric Company | Faceted structure, article, sensor device, and method |
US8425858B2 (en) * | 2005-10-14 | 2013-04-23 | Morpho Detection, Inc. | Detection apparatus and associated method |
KR20070042594A (ko) * | 2005-10-19 | 2007-04-24 | 삼성코닝 주식회사 | 편평한 측면을 갖는 a면 질화물 반도체 단결정 기판 |
JP4720441B2 (ja) * | 2005-11-02 | 2011-07-13 | 日立電線株式会社 | 青色発光ダイオード用GaN基板 |
CN101415864B (zh) * | 2005-11-28 | 2014-01-08 | 晶体公司 | 具有减少缺陷的大的氮化铝晶体及其制造方法 |
JP5281408B2 (ja) | 2005-12-02 | 2013-09-04 | クリスタル・イズ,インコーポレイテッド | ドープされた窒化アルミニウム結晶及びそれを製造する方法 |
JP4631681B2 (ja) * | 2005-12-05 | 2011-02-16 | 日立電線株式会社 | 窒化物系半導体基板及び半導体装置 |
JP4696886B2 (ja) * | 2005-12-08 | 2011-06-08 | 日立電線株式会社 | 自立した窒化ガリウム単結晶基板の製造方法、および窒化物半導体素子の製造方法 |
US20070138505A1 (en) | 2005-12-12 | 2007-06-21 | Kyma Technologies, Inc. | Low defect group III nitride films useful for electronic and optoelectronic devices and methods for making the same |
JP2012134548A (ja) * | 2005-12-28 | 2012-07-12 | Sumitomo Electric Ind Ltd | Iii族窒化物結晶の製造方法 |
US9230818B2 (en) * | 2006-02-02 | 2016-01-05 | Trustees Of Boston University | Planarization of GaN by photoresist technique using an inductively coupled plasma |
US7518216B2 (en) * | 2006-03-20 | 2009-04-14 | Sumitomo Electric Industries, Ltd. | Gallium nitride baseplate, epitaxial substrate, and method of forming gallium nitride |
GB2436398B (en) * | 2006-03-23 | 2011-08-24 | Univ Bath | Growth method using nanostructure compliant layers and HVPE for producing high quality compound semiconductor materials |
US9034103B2 (en) | 2006-03-30 | 2015-05-19 | Crystal Is, Inc. | Aluminum nitride bulk crystals having high transparency to ultraviolet light and methods of forming them |
EP2918708B1 (en) * | 2006-03-30 | 2019-10-30 | Crystal Is, Inc. | Method for annealing of aluminium nitride wafer |
US9803293B2 (en) * | 2008-02-25 | 2017-10-31 | Sixpoint Materials, Inc. | Method for producing group III-nitride wafers and group III-nitride wafers |
US9834863B2 (en) * | 2006-04-07 | 2017-12-05 | Sixpoint Materials, Inc. | Group III nitride bulk crystals and fabrication method |
US20100095882A1 (en) * | 2008-10-16 | 2010-04-22 | Tadao Hashimoto | Reactor design for growing group iii nitride crystals and method of growing group iii nitride crystals |
US20070240631A1 (en) * | 2006-04-14 | 2007-10-18 | Applied Materials, Inc. | Epitaxial growth of compound nitride semiconductor structures |
US20070243703A1 (en) * | 2006-04-14 | 2007-10-18 | Aonex Technololgies, Inc. | Processes and structures for epitaxial growth on laminate substrates |
JP2008010835A (ja) | 2006-05-31 | 2008-01-17 | Sumitomo Electric Ind Ltd | 窒化物結晶の表面処理方法、窒化物結晶基板、エピタキシャル層付窒化物結晶基板および半導体デバイス、ならびにエピタキシャル層付窒化物結晶基板および半導体デバイスの製造方法 |
KR100718118B1 (ko) * | 2006-06-01 | 2007-05-14 | 삼성코닝 주식회사 | 크랙이 없는 GaN 벌크 단결정의 성장 방법 및 장치 |
WO2007143743A2 (en) * | 2006-06-09 | 2007-12-13 | S.O.I.Tec Silicon On Insulator Technologies | High volume delivery system for gallium trichloride |
JP4816277B2 (ja) * | 2006-06-14 | 2011-11-16 | 日立電線株式会社 | 窒化物半導体自立基板及び窒化物半導体発光素子 |
PL2024992T3 (pl) * | 2006-07-26 | 2017-09-29 | Freiberger Compound Materials Gmbh | Sposób wygładzania podłoży III-N |
US8222057B2 (en) * | 2006-08-29 | 2012-07-17 | University Of Florida Research Foundation, Inc. | Crack free multilayered devices, methods of manufacture thereof and articles comprising the same |
US8483820B2 (en) * | 2006-10-05 | 2013-07-09 | Bioness Inc. | System and method for percutaneous delivery of electrical stimulation to a target body tissue |
US9416464B1 (en) | 2006-10-11 | 2016-08-16 | Ostendo Technologies, Inc. | Apparatus and methods for controlling gas flows in a HVPE reactor |
US7776152B2 (en) * | 2006-11-01 | 2010-08-17 | Raytheon Company | Method for continuous, in situ evaluation of entire wafers for macroscopic features during epitaxial growth |
TWI371870B (en) | 2006-11-08 | 2012-09-01 | Epistar Corp | Alternate current light-emitting device and fabrication method thereof |
WO2008060505A1 (en) * | 2006-11-15 | 2008-05-22 | Cabot Microelectronics Corporation | Methods for polishing aluminum nitride |
KR101390425B1 (ko) | 2006-11-22 | 2014-05-19 | 소이텍 | 화학기상증착 챔버용 온도제어 퍼지 게이트 밸브 |
US8585820B2 (en) | 2006-11-22 | 2013-11-19 | Soitec | Abatement of reaction gases from gallium nitride deposition |
US20090223441A1 (en) * | 2006-11-22 | 2009-09-10 | Chantal Arena | High volume delivery system for gallium trichloride |
KR101379410B1 (ko) * | 2006-11-22 | 2014-04-11 | 소이텍 | 3-5족 반도체 재료들의 대량생산을 위한 설비 |
ATE546568T1 (de) * | 2006-12-08 | 2012-03-15 | Saint Gobain Cristaux & Detecteurs | Verfahren zur herstellung eines nitrid- einkristalls durch epitaktisches aufwachsen auf ein substrat unter verhinderung von wachstum an den substraträndern |
US9771666B2 (en) | 2007-01-17 | 2017-09-26 | Crystal Is, Inc. | Defect reduction in seeded aluminum nitride crystal growth |
US9028612B2 (en) | 2010-06-30 | 2015-05-12 | Crystal Is, Inc. | Growth of large aluminum nitride single crystals with thermal-gradient control |
WO2008088838A1 (en) | 2007-01-17 | 2008-07-24 | Crystal Is, Inc. | Defect reduction in seeded aluminum nitride crystal growth |
GB0701069D0 (en) * | 2007-01-19 | 2007-02-28 | Univ Bath | Nanostructure template and production of semiconductors using the template |
US8080833B2 (en) | 2007-01-26 | 2011-12-20 | Crystal Is, Inc. | Thick pseudomorphic nitride epitaxial layers |
CN101652832B (zh) * | 2007-01-26 | 2011-06-22 | 晶体公司 | 厚的赝晶氮化物外延层 |
JP4899911B2 (ja) * | 2007-02-16 | 2012-03-21 | 日立電線株式会社 | Iii族窒化物半導体基板 |
JP4821007B2 (ja) * | 2007-03-14 | 2011-11-24 | 国立大学法人大阪大学 | Iii族元素窒化物結晶の製造方法およびiii族元素窒化物結晶 |
US7732301B1 (en) | 2007-04-20 | 2010-06-08 | Pinnington Thomas Henry | Bonded intermediate substrate and method of making same |
EP2019155A3 (en) * | 2007-05-02 | 2010-09-22 | Sumitomo Electric Industries, Ltd. | Gallium nitride substrate and gallium nitride film deposition method |
US8088220B2 (en) * | 2007-05-24 | 2012-01-03 | Crystal Is, Inc. | Deep-eutectic melt growth of nitride crystals |
US20090278233A1 (en) * | 2007-07-26 | 2009-11-12 | Pinnington Thomas Henry | Bonded intermediate substrate and method of making same |
US8297061B2 (en) * | 2007-08-02 | 2012-10-30 | Cree, Inc. | Optoelectronic device with upconverting luminophoric medium |
GB2451506B (en) | 2007-08-02 | 2011-12-28 | Ford Global Tech Llc | An adjustable steering column assembly for a motor vehicle |
JP4992616B2 (ja) * | 2007-09-03 | 2012-08-08 | 日立電線株式会社 | Iii族窒化物単結晶の製造方法及びiii族窒化物単結晶基板の製造方法 |
US8652947B2 (en) | 2007-09-26 | 2014-02-18 | Wang Nang Wang | Non-polar III-V nitride semiconductor and growth method |
JP4525743B2 (ja) * | 2007-11-30 | 2010-08-18 | 住友電気工業株式会社 | 発光デバイス用iii族窒化物結晶基板ならびに発光デバイスおよびその製造方法 |
JP5391653B2 (ja) * | 2008-01-15 | 2014-01-15 | 住友電気工業株式会社 | 窒化アルミニウム結晶の成長方法および窒化アルミニウム結晶の製造方法 |
JP5353113B2 (ja) * | 2008-01-29 | 2013-11-27 | 豊田合成株式会社 | Iii族窒化物系化合物半導体の製造方法 |
JP5053893B2 (ja) * | 2008-03-07 | 2012-10-24 | 住友電気工業株式会社 | 窒化物半導体レーザを作製する方法 |
US8497527B2 (en) * | 2008-03-12 | 2013-07-30 | Sensor Electronic Technology, Inc. | Device having active region with lower electron concentration |
US7781780B2 (en) * | 2008-03-31 | 2010-08-24 | Bridgelux, Inc. | Light emitting diodes with smooth surface for reflective electrode |
TWI460323B (zh) | 2008-06-04 | 2014-11-11 | Sixpoint Materials Inc | 用於生長第iii族氮化物結晶之高壓容器及使用高壓容器生長第iii族氮化物結晶之方法及第iii族氮化物結晶 |
EP2281076A1 (en) | 2008-06-04 | 2011-02-09 | Sixpoint Materials, Inc. | Methods for producing improved crystallinty group iii-nitride crystals from initial group iii-nitride seed by ammonothermal growth |
US8871024B2 (en) | 2008-06-05 | 2014-10-28 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US9157167B1 (en) | 2008-06-05 | 2015-10-13 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US8097081B2 (en) * | 2008-06-05 | 2012-01-17 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US8303710B2 (en) * | 2008-06-18 | 2012-11-06 | Soraa, Inc. | High pressure apparatus and method for nitride crystal growth |
US20100003492A1 (en) * | 2008-07-07 | 2010-01-07 | Soraa, Inc. | High quality large area bulk non-polar or semipolar gallium based substrates and methods |
US9404197B2 (en) | 2008-07-07 | 2016-08-02 | Soraa, Inc. | Large area, low-defect gallium-containing nitride crystals, method of making, and method of use |
WO2011044554A1 (en) * | 2009-10-09 | 2011-04-14 | Soraa, Inc. | Method for synthesis of high quality large area bulk gallium based crystals |
US8981427B2 (en) | 2008-07-15 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polishing of small composite semiconductor materials |
US7915178B2 (en) * | 2008-07-30 | 2011-03-29 | North Carolina State University | Passivation of aluminum nitride substrates |
CN102144294A (zh) | 2008-08-04 | 2011-08-03 | Soraa有限公司 | 使用非极性或半极性的含镓材料和磷光体的白光器件 |
US8284810B1 (en) | 2008-08-04 | 2012-10-09 | Soraa, Inc. | Solid state laser device using a selected crystal orientation in non-polar or semi-polar GaN containing materials and methods |
CN103441140A (zh) * | 2008-08-05 | 2013-12-11 | 住友电气工业株式会社 | 肖特基势垒二极管 |
US8979999B2 (en) * | 2008-08-07 | 2015-03-17 | Soraa, Inc. | Process for large-scale ammonothermal manufacturing of gallium nitride boules |
US8021481B2 (en) * | 2008-08-07 | 2011-09-20 | Soraa, Inc. | Process and apparatus for large-scale manufacturing of bulk monocrystalline gallium-containing nitride |
US8430958B2 (en) | 2008-08-07 | 2013-04-30 | Soraa, Inc. | Apparatus and method for seed crystal utilization in large-scale manufacturing of gallium nitride |
US10036099B2 (en) | 2008-08-07 | 2018-07-31 | Slt Technologies, Inc. | Process for large-scale ammonothermal manufacturing of gallium nitride boules |
US8323405B2 (en) | 2008-08-07 | 2012-12-04 | Soraa, Inc. | Process and apparatus for growing a crystalline gallium-containing nitride using an azide mineralizer |
US8148801B2 (en) | 2008-08-25 | 2012-04-03 | Soraa, Inc. | Nitride crystal with removable surface layer and methods of manufacture |
US7976630B2 (en) | 2008-09-11 | 2011-07-12 | Soraa, Inc. | Large-area seed for ammonothermal growth of bulk gallium nitride and method of manufacture |
US8354679B1 (en) | 2008-10-02 | 2013-01-15 | Soraa, Inc. | Microcavity light emitting diode method of manufacture |
US8455894B1 (en) | 2008-10-17 | 2013-06-04 | Soraa, Inc. | Photonic-crystal light emitting diode and method of manufacture |
WO2010047281A1 (ja) | 2008-10-21 | 2010-04-29 | 日本電気株式会社 | バイポーラトランジスタ |
WO2010047280A1 (ja) * | 2008-10-21 | 2010-04-29 | 日本電気株式会社 | バイポーラトランジスタ |
US8852341B2 (en) * | 2008-11-24 | 2014-10-07 | Sixpoint Materials, Inc. | Methods for producing GaN nutrient for ammonothermal growth |
USRE47114E1 (en) | 2008-12-12 | 2018-11-06 | Slt Technologies, Inc. | Polycrystalline group III metal nitride with getter and method of making |
US9543392B1 (en) | 2008-12-12 | 2017-01-10 | Soraa, Inc. | Transparent group III metal nitride and method of manufacture |
US9589792B2 (en) | 2012-11-26 | 2017-03-07 | Soraa, Inc. | High quality group-III metal nitride crystals, methods of making, and methods of use |
US8461071B2 (en) | 2008-12-12 | 2013-06-11 | Soraa, Inc. | Polycrystalline group III metal nitride with getter and method of making |
US8878230B2 (en) | 2010-03-11 | 2014-11-04 | Soraa, Inc. | Semi-insulating group III metal nitride and method of manufacture |
US8987156B2 (en) | 2008-12-12 | 2015-03-24 | Soraa, Inc. | Polycrystalline group III metal nitride with getter and method of making |
US8313967B1 (en) * | 2009-01-21 | 2012-11-20 | Stc.Unm | Cubic phase, nitrogen-based compound semiconductor films epitaxially grown on a grooved Si <001> substrate |
JP2010180081A (ja) | 2009-02-04 | 2010-08-19 | Sumitomo Electric Ind Ltd | GaN基板およびその製造方法、GaN層接合基板の製造方法、ならびに半導体デバイスの製造方法 |
MY158571A (en) | 2009-03-13 | 2016-10-14 | Saint Gobain Ceramics | Chemical mechanical planarization using nanodiamond |
US8299473B1 (en) | 2009-04-07 | 2012-10-30 | Soraa, Inc. | Polarized white light devices using non-polar or semipolar gallium containing materials and transparent phosphors |
WO2010129718A2 (en) | 2009-05-05 | 2010-11-11 | Sixpoint Materials, Inc. | Growth reactor for gallium-nitride crystals using ammonia and hydrogen chloride |
US20100289121A1 (en) * | 2009-05-14 | 2010-11-18 | Eric Hansen | Chip-Level Access Control via Radioisotope Doping |
US8306081B1 (en) | 2009-05-27 | 2012-11-06 | Soraa, Inc. | High indium containing InGaN substrates for long wavelength optical devices |
US9250044B1 (en) | 2009-05-29 | 2016-02-02 | Soraa Laser Diode, Inc. | Gallium and nitrogen containing laser diode dazzling devices and methods of use |
US8509275B1 (en) | 2009-05-29 | 2013-08-13 | Soraa, Inc. | Gallium nitride based laser dazzling device and method |
US9800017B1 (en) | 2009-05-29 | 2017-10-24 | Soraa Laser Diode, Inc. | Laser device and method for a vehicle |
US9520856B2 (en) | 2009-06-24 | 2016-12-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator structure having an electrode with a cantilevered portion |
JP4924681B2 (ja) * | 2009-09-10 | 2012-04-25 | 住友電気工業株式会社 | Iii族窒化物半導体レーザ素子、及びiii族窒化物半導体レーザ素子を作製する方法 |
US9583678B2 (en) | 2009-09-18 | 2017-02-28 | Soraa, Inc. | High-performance LED fabrication |
US8435347B2 (en) | 2009-09-29 | 2013-05-07 | Soraa, Inc. | High pressure apparatus with stackable rings |
JP4513927B1 (ja) | 2009-09-30 | 2010-07-28 | 住友電気工業株式会社 | Iii族窒化物半導体基板、エピタキシャル基板及び半導体デバイス |
JP5365454B2 (ja) | 2009-09-30 | 2013-12-11 | 住友電気工業株式会社 | Iii族窒化物半導体基板、エピタキシャル基板及び半導体デバイス |
US9847768B2 (en) * | 2009-11-23 | 2017-12-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Polarity determining seed layer and method of fabricating piezoelectric materials with specific C-axis |
US8222052B2 (en) * | 2009-12-01 | 2012-07-17 | The United States Of America As Represented By The Secretary Of The Army | Method for growth of dilute-nitride materials using an isotope for enhancing the sensitivity of resonant nuclear reation analysis |
JP4793489B2 (ja) | 2009-12-01 | 2011-10-12 | 住友電気工業株式会社 | Iii族窒化物半導体レーザ素子を作製する方法 |
JP5131266B2 (ja) * | 2009-12-25 | 2013-01-30 | 住友電気工業株式会社 | Iii族窒化物半導体レーザ素子、及びiii族窒化物半導体レーザ素子を作製する方法 |
JP4793494B2 (ja) | 2010-01-18 | 2011-10-12 | 住友電気工業株式会社 | Iii族窒化物半導体レーザ素子を作製する方法 |
JP5561530B2 (ja) * | 2010-03-31 | 2014-07-30 | 古河電気工業株式会社 | 窒化物半導体の炭素ドーピング方法、半導体素子の製造方法 |
US9564320B2 (en) | 2010-06-18 | 2017-02-07 | Soraa, Inc. | Large area nitride crystal and method for making it |
US8729559B2 (en) | 2010-10-13 | 2014-05-20 | Soraa, Inc. | Method of making bulk InGaN substrates and devices thereon |
JP2013544027A (ja) | 2010-10-26 | 2013-12-09 | ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア | 基板およびエピ層パターン化によるiii族窒化物ヘテロ構造歪み緩和制限 |
TW201228032A (en) * | 2010-10-26 | 2012-07-01 | Univ California | Vicinal semipolar III-nitride substrates to compensate tilt of relaxed hetero-epitaxial layers |
JP2012094700A (ja) * | 2010-10-27 | 2012-05-17 | Toshiba Corp | 半導体発光素子の製造方法及び半導体結晶成長装置 |
US9142413B2 (en) * | 2010-11-08 | 2015-09-22 | Georgia Tech Research Corporation | Methods for growing a non-phase separated group-III nitride semiconductor alloy |
US8786053B2 (en) | 2011-01-24 | 2014-07-22 | Soraa, Inc. | Gallium-nitride-on-handle substrate materials and devices and method of manufacture |
US9099983B2 (en) | 2011-02-28 | 2015-08-04 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Bulk acoustic wave resonator device comprising a bridge in an acoustic reflector |
US9425764B2 (en) | 2012-10-25 | 2016-08-23 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having composite electrodes with integrated lateral features |
BR112013022384A2 (pt) * | 2011-03-04 | 2016-12-06 | Mosaic Crystals Ltd | método para crescimento de cristal de tensoativo de um composto de metal-não metal |
US9444426B2 (en) | 2012-10-25 | 2016-09-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Accoustic resonator having integrated lateral feature and temperature compensation feature |
US9218962B2 (en) | 2011-05-19 | 2015-12-22 | Globalfoundries Inc. | Low temperature epitaxy of a semiconductor alloy including silicon and germanium employing a high order silane precursor |
CN103155182A (zh) * | 2011-06-24 | 2013-06-12 | 松下电器产业株式会社 | 氮化镓类半导体发光元件、光源和凹凸构造形成方法 |
US20130000552A1 (en) * | 2011-06-28 | 2013-01-03 | Nitride Solutions Inc. | Device and method for producing bulk single crystals |
US8492185B1 (en) | 2011-07-14 | 2013-07-23 | Soraa, Inc. | Large area nonpolar or semipolar gallium and nitrogen containing substrate and resulting devices |
US8962359B2 (en) | 2011-07-19 | 2015-02-24 | Crystal Is, Inc. | Photon extraction from nitride ultraviolet light-emitting devices |
JP2013038116A (ja) * | 2011-08-04 | 2013-02-21 | Sumitomo Electric Ind Ltd | Iii族窒化物結晶基板の製造方法 |
JP2013058741A (ja) | 2011-08-17 | 2013-03-28 | Hitachi Cable Ltd | 金属塩化物ガス発生装置、ハイドライド気相成長装置、及び窒化物半導体テンプレート |
US8922302B2 (en) | 2011-08-24 | 2014-12-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Acoustic resonator formed on a pedestal |
JP2013058626A (ja) * | 2011-09-08 | 2013-03-28 | Advanced Power Device Research Association | 半導体基板の製造方法及び半導体装置 |
KR101433548B1 (ko) * | 2011-09-12 | 2014-08-22 | 미쓰비시 가가꾸 가부시키가이샤 | 발광 다이오드 소자 |
TWI473283B (zh) * | 2011-09-21 | 2015-02-11 | Nat Univ Tsing Hua | 晶片 |
JP2015501372A (ja) | 2011-09-29 | 2015-01-15 | ナイトライド ソリューションズ インコーポレイテッド | 無機材料、それを作製する方法及び装置、並びにその使用 |
EP2761645A4 (en) | 2011-09-30 | 2015-06-10 | Saint Gobain Cristaux Et Detecteurs | GROUP III-V SUPPLY MATERIAL, INCLUDING, IN PARTICULAR, CRYSTALLOGRAPHIC CHARACTERISTICS AND METHOD FOR THE PRODUCTION THEREOF |
US9694158B2 (en) | 2011-10-21 | 2017-07-04 | Ahmad Mohamad Slim | Torque for incrementally advancing a catheter during right heart catheterization |
US10029955B1 (en) | 2011-10-24 | 2018-07-24 | Slt Technologies, Inc. | Capsule for high pressure, high temperature processing of materials and methods of use |
KR101943356B1 (ko) * | 2011-12-14 | 2019-01-29 | 엘지전자 주식회사 | 선택 성장을 이용한 질화물 반도체 소자 및 그 제조 방법 |
US8482104B2 (en) | 2012-01-09 | 2013-07-09 | Soraa, Inc. | Method for growth of indium-containing nitride films |
SE536605C2 (sv) * | 2012-01-30 | 2014-03-25 | Odling av kiselkarbidkristall i en CVD-reaktor vid användning av klorineringskemi | |
US9608592B2 (en) | 2014-01-21 | 2017-03-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Film bulk acoustic wave resonator (FBAR) having stress-relief |
US9002493B2 (en) | 2012-02-21 | 2015-04-07 | Stmicroelectronics, Inc. | Endpoint detector for a semiconductor processing station and associated methods |
JP6091886B2 (ja) | 2012-03-21 | 2017-03-08 | 住友化学株式会社 | 金属塩化物ガス発生装置、ハイドライド気相成長装置及び窒化物半導体テンプレートの製造方法 |
US10145026B2 (en) | 2012-06-04 | 2018-12-04 | Slt Technologies, Inc. | Process for large-scale ammonothermal manufacturing of semipolar gallium nitride boules |
JP2014009115A (ja) * | 2012-06-28 | 2014-01-20 | Toyota Industries Corp | 基板製造方法 |
JP6457389B2 (ja) * | 2012-08-24 | 2019-01-23 | シックスポイント マテリアルズ, インコーポレイテッド | ビスマスでドープされた半絶縁iii族窒化物ウエハおよびその生産方法 |
US9275912B1 (en) | 2012-08-30 | 2016-03-01 | Soraa, Inc. | Method for quantification of extended defects in gallium-containing nitride crystals |
RU2507634C1 (ru) * | 2012-09-24 | 2014-02-20 | Федеральное Государственное Унитарное Предприятие "Научно-Производственное Предприятие "Пульсар" | Полупроводниковый прибор и способ его изготовления |
US9299555B1 (en) | 2012-09-28 | 2016-03-29 | Soraa, Inc. | Ultrapure mineralizers and methods for nitride crystal growth |
US9328427B2 (en) * | 2012-09-28 | 2016-05-03 | Sunpower Corporation | Edgeless pulse plating and metal cleaning methods for solar cells |
JP2013126939A (ja) * | 2012-12-14 | 2013-06-27 | Hitachi Cable Ltd | Iii族窒化物半導体基板 |
TWI529964B (zh) | 2012-12-31 | 2016-04-11 | 聖戈班晶體探測器公司 | 具有薄緩衝層的iii-v族基材及其製備方法 |
JP5629340B2 (ja) * | 2013-03-04 | 2014-11-19 | フライベルガー・コンパウンド・マテリアルズ・ゲゼルシャフト・ミット・ベシュレンクテル・ハフツングFreiberger Compound Materials Gmbh | ドープiii−nバルク結晶及び自立型ドープiii−n基板 |
US11721547B2 (en) * | 2013-03-14 | 2023-08-08 | Infineon Technologies Ag | Method for manufacturing a silicon carbide substrate for an electrical silicon carbide device, a silicon carbide substrate and an electrical silicon carbide device |
JP6275817B2 (ja) | 2013-03-15 | 2018-02-07 | クリスタル アイエス, インコーポレーテッドCrystal Is, Inc. | 仮像電子及び光学電子装置に対する平面コンタクト |
US9650723B1 (en) | 2013-04-11 | 2017-05-16 | Soraa, Inc. | Large area seed crystal for ammonothermal crystal growth and method of making |
RU2534442C1 (ru) * | 2013-07-04 | 2014-11-27 | Открытое акционерное общество "Научно-производственное предприятие "Пульсар" | Способ изготовления мощного свч-транзистора |
US8994033B2 (en) * | 2013-07-09 | 2015-03-31 | Soraa, Inc. | Contacts for an n-type gallium and nitrogen substrate for optical devices |
US9574135B2 (en) * | 2013-08-22 | 2017-02-21 | Nanoco Technologies Ltd. | Gas phase enhancement of emission color quality in solid state LEDs |
FR3010228B1 (fr) | 2013-08-30 | 2016-12-30 | St Microelectronics Tours Sas | Procede de traitement d'une couche de nitrure de gallium comportant des dislocations |
JP6279619B2 (ja) | 2014-01-28 | 2018-02-14 | 住友化学株式会社 | 半導体基板の製造方法 |
US10644116B2 (en) | 2014-02-06 | 2020-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ straining epitaxial process |
KR102140789B1 (ko) | 2014-02-17 | 2020-08-03 | 삼성전자주식회사 | 결정 품질 평가장치, 및 그것을 포함한 반도체 발광소자의 제조 장치 및 제조 방법 |
FR3019380B1 (fr) * | 2014-04-01 | 2017-09-01 | Centre Nat Rech Scient | Pixel semiconducteur, matrice de tels pixels, structure semiconductrice pour la realisation de tels pixels et leurs procedes de fabrication |
WO2015159342A1 (ja) | 2014-04-14 | 2015-10-22 | 株式会社サイオクス | 窒化物半導体単結晶基板の製造方法 |
JP6328497B2 (ja) * | 2014-06-17 | 2018-05-23 | ソニーセミコンダクタソリューションズ株式会社 | 半導体発光素子、パッケージ素子、および発光パネル装置 |
KR102299362B1 (ko) * | 2014-08-21 | 2021-09-08 | 삼성전자주식회사 | 경사진 c-plane 상의 4성분계 양자우물을 포함하는 그린광 발광소자 |
LU92539B1 (en) * | 2014-09-10 | 2016-03-11 | Luxembourg Inst Of Science And Technology List | Implantable substrate with selective cell adhesion |
FR3029942B1 (fr) * | 2014-12-11 | 2020-12-25 | Saint Gobain Lumilog | Procede de fabrication de plaquettes de nitrure d'element 13 a angle de troncature non nul |
JP6633326B2 (ja) * | 2015-09-15 | 2020-01-22 | 株式会社ディスコ | 窒化ガリウム基板の生成方法 |
CN115020192A (zh) * | 2015-11-12 | 2022-09-06 | 胜高股份有限公司 | Iii族氮化物半导体基板的制造方法及iii族氮化物半导体基板 |
US9917156B1 (en) | 2016-09-02 | 2018-03-13 | IQE, plc | Nucleation layer for growth of III-nitride structures |
EP3516002B1 (en) | 2016-09-23 | 2022-01-05 | Saint-Gobain Ceramics & Plastics, Inc. | Chemical mechanical planarization slurry and method for forming same |
US10249786B2 (en) * | 2016-11-29 | 2019-04-02 | Palo Alto Research Center Incorporated | Thin film and substrate-removed group III-nitride based devices and method |
US10921369B2 (en) * | 2017-01-05 | 2021-02-16 | Xcalipr Corporation | High precision optical characterization of carrier transport properties in semiconductors |
US10174438B2 (en) | 2017-03-30 | 2019-01-08 | Slt Technologies, Inc. | Apparatus for high pressure reaction |
US11239637B2 (en) | 2018-12-21 | 2022-02-01 | Kyocera Sld Laser, Inc. | Fiber delivered laser induced white light system |
US11421843B2 (en) | 2018-12-21 | 2022-08-23 | Kyocera Sld Laser, Inc. | Fiber-delivered laser-induced dynamic light system |
US11466384B2 (en) | 2019-01-08 | 2022-10-11 | Slt Technologies, Inc. | Method of forming a high quality group-III metal nitride boule or wafer using a patterned substrate |
US11884202B2 (en) | 2019-01-18 | 2024-01-30 | Kyocera Sld Laser, Inc. | Laser-based fiber-coupled white light system |
US11688825B2 (en) * | 2019-01-31 | 2023-06-27 | Industrial Technology Research Institute | Composite substrate and light-emitting diode |
US11545272B2 (en) * | 2019-01-31 | 2023-01-03 | Seaborg Aps | Structural material for molten salt reactors |
EP3929336A4 (en) * | 2019-02-22 | 2022-09-14 | Mitsubishi Chemical Corporation | GAN CRYSTAL AND SUBSTRATE |
CN110459465B (zh) * | 2019-08-30 | 2022-03-04 | 上海华力微电子有限公司 | 自对准双层图形的形成方法 |
WO2021109073A1 (zh) * | 2019-12-05 | 2021-06-10 | 苏州晶湛半导体有限公司 | 半导体结构及其制作方法 |
US11721549B2 (en) | 2020-02-11 | 2023-08-08 | Slt Technologies, Inc. | Large area group III nitride crystals and substrates, methods of making, and methods of use |
CN115104174A (zh) | 2020-02-11 | 2022-09-23 | Slt科技公司 | 改进的iii族氮化物衬底、制备方法和使用方法 |
WO2022094283A1 (en) * | 2020-10-30 | 2022-05-05 | The Regents Of The University Of California | Selective-area mesoporous semiconductors and devices for optoelectronic and photonic applications |
CN113085020B (zh) * | 2021-03-31 | 2023-03-31 | 广东工业大学 | 一种织构化氮化硅陶瓷基板及其切割方法和应用 |
WO2023034608A1 (en) * | 2021-09-03 | 2023-03-09 | The Regents Of The University Of California | Iii-nitride-based devices grown on or above a strain compliant template |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3634149A (en) * | 1966-10-25 | 1972-01-11 | Philips Corp | Method of manufacturing aluminium nitride crystals for semiconductor devices |
WO1995020695A1 (en) | 1994-01-27 | 1995-08-03 | Advanced Technology Materials, Inc. | Method of making single crystal gallium nitride |
US5954874A (en) * | 1996-10-17 | 1999-09-21 | Hunter; Charles Eric | Growth of bulk single crystals of aluminum nitride from a melt |
EP0966047A2 (en) | 1998-06-18 | 1999-12-22 | Sumitomo Electric Industries, Ltd. | GaN single crystal substrate and method of producing same |
JP2000022212A (ja) * | 1998-06-30 | 2000-01-21 | Sumitomo Electric Ind Ltd | GaN単結晶基板及びその製造方法 |
EP1065299A2 (en) * | 1999-06-30 | 2001-01-03 | Sumitomo Electric Industries, Ltd. | Group III-V nitride semiconductor growth method and vapor phase growth apparatus |
US6440823B1 (en) | 1994-01-27 | 2002-08-27 | Advanced Technology Materials, Inc. | Low defect density (Ga, Al, In)N and HVPE process for making same |
Family Cites Families (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3598526A (en) | 1967-04-27 | 1971-08-10 | Dow Chemical Co | Method for preparing monocrystalline aluminum nitride |
US3607014A (en) | 1968-12-09 | 1971-09-21 | Dow Chemical Co | Method for preparing aluminum nitride and metal fluoride single crystals |
CA1071068A (en) | 1975-03-19 | 1980-02-05 | Guy-Michel Jacob | Method of manufacturing single crystals by growth from the vapour phase |
US4129463A (en) * | 1977-06-29 | 1978-12-12 | The United States Of America As Represented By The United States Department Of Energy | Polycrystalline silicon semiconducting material by nuclear transmutation doping |
US4397901A (en) | 1979-07-31 | 1983-08-09 | Warren James W | Composite article and method of making same |
US5411914A (en) | 1988-02-19 | 1995-05-02 | Massachusetts Institute Of Technology | III-V based integrated circuits having low temperature growth buffer or passivation layers |
FR2629636B1 (fr) | 1988-04-05 | 1990-11-16 | Thomson Csf | Procede de realisation d'une alternance de couches de materiau semiconducteur monocristallin et de couches de materiau isolant |
US5030583A (en) | 1988-12-02 | 1991-07-09 | Advanced Technolgy Materials, Inc. | Method of making single crystal semiconductor substrate articles and semiconductor device |
US5006914A (en) | 1988-12-02 | 1991-04-09 | Advanced Technology Materials, Inc. | Single crystal semiconductor substrate articles and semiconductor devices comprising same |
JP2623466B2 (ja) * | 1990-02-28 | 1997-06-25 | 豊田合成株式会社 | 窒化ガリウム系化合物半導体発光素子 |
CA2037198C (en) | 1990-02-28 | 1996-04-23 | Katsuhide Manabe | Light-emitting semiconductor device using gallium nitride group compound |
US5204314A (en) | 1990-07-06 | 1993-04-20 | Advanced Technology Materials, Inc. | Method for delivering an involatile reagent in vapor form to a CVD reactor |
US5362328A (en) | 1990-07-06 | 1994-11-08 | Advanced Technology Materials, Inc. | Apparatus and method for delivering reagents in vapor form to a CVD reactor, incorporating a cleaning subsystem |
JPH04334018A (ja) | 1991-05-09 | 1992-11-20 | Nec Corp | 熱処理装置 |
JPH06188163A (ja) * | 1992-12-21 | 1994-07-08 | Toyota Central Res & Dev Lab Inc | 半導体装置作製用SiC単結晶基板とその製造方法 |
CA2113336C (en) * | 1993-01-25 | 2001-10-23 | David J. Larkin | Compound semi-conductors and controlled doping thereof |
JP2749759B2 (ja) | 1993-06-23 | 1998-05-13 | 信越化学工業株式会社 | 静電チャック付セラミックスヒーター |
JPH0794784A (ja) * | 1993-09-24 | 1995-04-07 | Mitsubishi Cable Ind Ltd | 青色発光素子 |
EP0647730B1 (en) * | 1993-10-08 | 2002-09-11 | Mitsubishi Cable Industries, Ltd. | GaN single crystal |
US6958093B2 (en) * | 1994-01-27 | 2005-10-25 | Cree, Inc. | Free-standing (Al, Ga, In)N and parting method for forming same |
JPH07273048A (ja) * | 1994-03-31 | 1995-10-20 | Mitsubishi Cable Ind Ltd | 化合物半導体単結晶の製造方法、該化合物半導体の単結晶および単結晶基板の製造方法 |
US5838029A (en) | 1994-08-22 | 1998-11-17 | Rohm Co., Ltd. | GaN-type light emitting device formed on a silicon substrate |
US5787104A (en) * | 1995-01-19 | 1998-07-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor light emitting element and method for fabricating the same |
JPH0927645A (ja) * | 1995-05-08 | 1997-01-28 | Matsushita Electric Ind Co Ltd | 複合基板の製造方法とそれを用いた圧電素子 |
JP3644191B2 (ja) | 1996-06-25 | 2005-04-27 | 住友電気工業株式会社 | 半導体素子 |
US5858086A (en) * | 1996-10-17 | 1999-01-12 | Hunter; Charles Eric | Growth of bulk single crystals of aluminum nitride |
US6533874B1 (en) | 1996-12-03 | 2003-03-18 | Advanced Technology Materials, Inc. | GaN-based devices using thick (Ga, Al, In)N base layers |
JP3721674B2 (ja) * | 1996-12-05 | 2005-11-30 | ソニー株式会社 | 窒化物系iii−v族化合物半導体基板の製造方法 |
JPH111399A (ja) * | 1996-12-05 | 1999-01-06 | Lg Electron Inc | 窒化ガリウム半導体単結晶基板の製造方法並びにその基板を用いた窒化ガリウムダイオード |
JP3620683B2 (ja) * | 1996-12-27 | 2005-02-16 | 信越半導体株式会社 | 半導体ウエーハの製造方法 |
JP3139445B2 (ja) * | 1997-03-13 | 2001-02-26 | 日本電気株式会社 | GaN系半導体の成長方法およびGaN系半導体膜 |
EP0874405A3 (en) * | 1997-03-25 | 2004-09-15 | Mitsubishi Cable Industries, Ltd. | GaN group crystal base member having low dislocation density, use thereof and manufacturing methods thereof |
JP3416042B2 (ja) * | 1997-03-25 | 2003-06-16 | 三菱電線工業株式会社 | GaN基材及びその製造方法 |
JPH11191657A (ja) | 1997-04-11 | 1999-07-13 | Nichia Chem Ind Ltd | 窒化物半導体の成長方法及び窒化物半導体素子 |
DE19715572A1 (de) | 1997-04-15 | 1998-10-22 | Telefunken Microelectron | Verfahren zum Herstellen von epitaktischen Schichten eines Verbindungshalbleiters auf einkristallinem Silizium und daraus hergestellte Leuchtdiode |
US6027988A (en) | 1997-05-28 | 2000-02-22 | The Regents Of The University Of California | Method of separating films from bulk substrates by plasma immersion ion implantation |
JPH10337725A (ja) * | 1997-06-05 | 1998-12-22 | Nitomatsuku Ii R Kk | 硬脆材料の切断方法および半導体シリコンウェハ |
KR20010021494A (ko) * | 1997-07-03 | 2001-03-15 | 추후제출 | 에피택셜 증착에 의한 프리 스탠딩 기판의 제조를 위한열적 부정합 보정 |
JPH1143398A (ja) * | 1997-07-22 | 1999-02-16 | Mitsubishi Cable Ind Ltd | GaN系結晶成長用基板およびその用途 |
US6015979A (en) | 1997-08-29 | 2000-01-18 | Kabushiki Kaisha Toshiba | Nitride-based semiconductor element and method for manufacturing the same |
WO1999023693A1 (en) * | 1997-10-30 | 1999-05-14 | Sumitomo Electric Industries, Ltd. | GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME |
JP4783483B2 (ja) | 1997-11-07 | 2011-09-28 | フィリップス ルミレッズ ライティング カンパニー リミテッド ライアビリティ カンパニー | 半導体基板および半導体基板の形成方法 |
JPH11163109A (ja) | 1997-12-01 | 1999-06-18 | Kyocera Corp | ウエハ保持装置 |
JPH11204885A (ja) | 1998-01-08 | 1999-07-30 | Sony Corp | 窒化物系iii−v族化合物半導体層の成長方法および半導体装置の製造方法 |
JPH11209199A (ja) * | 1998-01-26 | 1999-08-03 | Sumitomo Electric Ind Ltd | GaN単結晶の合成方法 |
JP2002505532A (ja) * | 1998-03-06 | 2002-02-19 | エーエスエム アメリカ インコーポレイテッド | 高段差被覆性を伴うシリコン堆積方法 |
JPH11297631A (ja) * | 1998-04-14 | 1999-10-29 | Matsushita Electron Corp | 窒化物系化合物半導体の成長方法 |
US6064078A (en) | 1998-05-22 | 2000-05-16 | Xerox Corporation | Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities |
US6218280B1 (en) * | 1998-06-18 | 2001-04-17 | University Of Florida | Method and apparatus for producing group-III nitrides |
JP3788037B2 (ja) * | 1998-06-18 | 2006-06-21 | 住友電気工業株式会社 | GaN単結晶基板 |
JP4005701B2 (ja) | 1998-06-24 | 2007-11-14 | シャープ株式会社 | 窒素化合物半導体膜の形成方法および窒素化合物半導体素子 |
JP2000044399A (ja) * | 1998-07-24 | 2000-02-15 | Sharp Corp | 窒化ガリウム系化合物半導体のバルク結晶製造方法 |
US6335546B1 (en) * | 1998-07-31 | 2002-01-01 | Sharp Kabushiki Kaisha | Nitride semiconductor structure, method for producing a nitride semiconductor structure, and light emitting device |
GB9826517D0 (en) | 1998-12-02 | 1999-01-27 | Arima Optoelectronics Corp | Semiconductor devices |
US6372041B1 (en) * | 1999-01-08 | 2002-04-16 | Gan Semiconductor Inc. | Method and apparatus for single crystal gallium nitride (GaN) bulk synthesis |
JP3668031B2 (ja) | 1999-01-29 | 2005-07-06 | 三洋電機株式会社 | 窒化物系半導体発光素子の製造方法 |
JP3896718B2 (ja) | 1999-03-02 | 2007-03-22 | 日亜化学工業株式会社 | 窒化物半導体 |
KR100677683B1 (ko) * | 1999-03-17 | 2007-02-05 | 미츠비시 덴센 고교 가부시키가이샤 | 반도체 기재와 그 제조 방법 및 반도체 결정의 제조 방법 |
CN1409778A (zh) | 1999-05-07 | 2003-04-09 | Cbl技术公司 | 掺杂镁的iii-v氮化物及其制法 |
US6562124B1 (en) * | 1999-06-02 | 2003-05-13 | Technologies And Devices International, Inc. | Method of manufacturing GaN ingots |
US6329088B1 (en) | 1999-06-24 | 2001-12-11 | Advanced Technology Materials, Inc. | Silicon carbide epitaxial layers grown on substrates offcut towards <1{overscore (1)}00> |
US6265089B1 (en) * | 1999-07-15 | 2001-07-24 | The United States Of America As Represented By The Secretary Of The Navy | Electronic devices grown on off-axis sapphire substrate |
JP2001144014A (ja) | 1999-11-17 | 2001-05-25 | Ngk Insulators Ltd | エピタキシャル成長用基板およびその製造方法 |
JP3929008B2 (ja) * | 2000-01-14 | 2007-06-13 | シャープ株式会社 | 窒化物系化合物半導体発光素子およびその製造方法 |
JP3865990B2 (ja) * | 2000-01-31 | 2007-01-10 | 株式会社吉野工業所 | 中栓 |
US6596079B1 (en) * | 2000-03-13 | 2003-07-22 | Advanced Technology Materials, Inc. | III-V nitride substrate boule and method of making and using the same |
US7053413B2 (en) * | 2000-10-23 | 2006-05-30 | General Electric Company | Homoepitaxial gallium-nitride-based light emitting device and method for producing |
US6599362B2 (en) * | 2001-01-03 | 2003-07-29 | Sandia Corporation | Cantilever epitaxial process |
JP3631724B2 (ja) | 2001-03-27 | 2005-03-23 | 日本電気株式会社 | Iii族窒化物半導体基板およびその製造方法 |
JP3696182B2 (ja) | 2001-06-06 | 2005-09-14 | 松下電器産業株式会社 | 半導体レーザ素子 |
US6488767B1 (en) | 2001-06-08 | 2002-12-03 | Advanced Technology Materials, Inc. | High surface quality GaN wafer and method of fabricating same |
US7750355B2 (en) | 2001-10-26 | 2010-07-06 | Ammono Sp. Z O.O. | Light emitting element structure using nitride bulk single crystal layer |
JP2003327497A (ja) | 2002-05-13 | 2003-11-19 | Sumitomo Electric Ind Ltd | GaN単結晶基板、窒化物系半導体エピタキシャル基板、窒化物系半導体素子及びその製造方法 |
JP4691911B2 (ja) * | 2004-06-11 | 2011-06-01 | 日立電線株式会社 | Iii−v族窒化物系半導体自立基板の製造方法 |
-
2000
- 2000-03-13 US US09/524,062 patent/US6596079B1/en not_active Expired - Lifetime
-
2001
- 2001-03-12 MY MYPI20011124A patent/MY122821A/en unknown
- 2001-03-12 AU AU2001247389A patent/AU2001247389A1/en not_active Abandoned
- 2001-03-12 RU RU2002124868/15A patent/RU2272090C2/ru active
- 2001-03-12 CN CNB018085121A patent/CN100379901C/zh not_active Expired - Lifetime
- 2001-03-12 WO PCT/US2001/007945 patent/WO2001068955A1/en active Application Filing
- 2001-03-12 EP EP01920321.5A patent/EP1264011B1/en not_active Expired - Lifetime
- 2001-03-12 JP JP2001567830A patent/JP5542292B2/ja not_active Expired - Lifetime
- 2001-03-12 PL PL01357941A patent/PL357941A1/xx not_active IP Right Cessation
- 2001-03-12 CN CN200810009495.9A patent/CN101307498B/zh not_active Expired - Lifetime
- 2001-03-12 IL IL15169801A patent/IL151698A0/xx active IP Right Grant
- 2001-03-12 KR KR1020027012071A patent/KR100767650B1/ko active IP Right Grant
- 2001-03-12 EP EP10015291.7A patent/EP2305859B1/en not_active Expired - Lifetime
- 2001-03-13 TW TW090105850A patent/TWI259513B/zh not_active IP Right Cessation
-
2002
- 2002-09-11 IL IL151698A patent/IL151698A/en unknown
- 2002-12-06 US US10/313,561 patent/US8212259B2/en not_active Expired - Lifetime
-
2003
- 2003-02-19 US US10/369,846 patent/US7655197B2/en not_active Expired - Fee Related
-
2010
- 2010-02-02 US US12/698,144 patent/US7915152B2/en not_active Expired - Fee Related
-
2011
- 2011-10-06 JP JP2011221730A patent/JP5670289B2/ja not_active Expired - Lifetime
-
2014
- 2014-02-20 JP JP2014030490A patent/JP2014133695A/ja active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3634149A (en) * | 1966-10-25 | 1972-01-11 | Philips Corp | Method of manufacturing aluminium nitride crystals for semiconductor devices |
WO1995020695A1 (en) | 1994-01-27 | 1995-08-03 | Advanced Technology Materials, Inc. | Method of making single crystal gallium nitride |
US5679152A (en) | 1994-01-27 | 1997-10-21 | Advanced Technology Materials, Inc. | Method of making a single crystals Ga*N article |
US6156581A (en) | 1994-01-27 | 2000-12-05 | Advanced Technology Materials, Inc. | GaN-based devices using (Ga, AL, In)N base layers |
US20010008656A1 (en) | 1994-01-27 | 2001-07-19 | Michael A. Tischler | Bulk single crystal gallium nitride and method of making same |
US6440823B1 (en) | 1994-01-27 | 2002-08-27 | Advanced Technology Materials, Inc. | Low defect density (Ga, Al, In)N and HVPE process for making same |
US5954874A (en) * | 1996-10-17 | 1999-09-21 | Hunter; Charles Eric | Growth of bulk single crystals of aluminum nitride from a melt |
EP0966047A2 (en) | 1998-06-18 | 1999-12-22 | Sumitomo Electric Industries, Ltd. | GaN single crystal substrate and method of producing same |
JP2000022212A (ja) * | 1998-06-30 | 2000-01-21 | Sumitomo Electric Ind Ltd | GaN単結晶基板及びその製造方法 |
EP1065299A2 (en) * | 1999-06-30 | 2001-01-03 | Sumitomo Electric Industries, Ltd. | Group III-V nitride semiconductor growth method and vapor phase growth apparatus |
Non-Patent Citations (3)
Title |
---|
M. SANO; K. CHOCHO, JPN. J. APPL. PHYS., vol. 37, 1998, pages L309 |
See also references of EP1264011A4 |
SLACK G.A. ET AL.: "ALN single crystals", JOURNAL OF CRYSTAL GROWTH, vol. 42, 1977, pages 560 - 563, XP002942547 * |
Cited By (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7744697B2 (en) | 2001-06-06 | 2010-06-29 | Nichia Corporation | Bulk monocrystalline gallium nitride |
EP1404902A4 (en) * | 2001-06-08 | 2008-01-23 | Cree Inc | GAN PLATE WITH HIGH SURFACE QUALITY AND METHOD OF MANUFACTURING THE SAME |
EP1404902A1 (en) * | 2001-06-08 | 2004-04-07 | Advanced Technology Materials, Inc. | High surface quality gan wafer and method of fabricating same |
EP2267189A1 (en) * | 2001-06-08 | 2010-12-29 | Cree, Inc. | High surface quality gan wafer and method of fabricating same |
US8092597B2 (en) | 2001-07-06 | 2012-01-10 | Freiberger Compound Materials Gmbh | Method and apparatus for fabricating crack-free Group III nitride semiconductor materials |
EP1423259A1 (en) * | 2001-09-05 | 2004-06-02 | Advanced Technology Materials, Inc. | Free-standing (al, ga, in)n and parting method for forming same |
JP2008273825A (ja) * | 2001-09-05 | 2008-11-13 | Cree Inc | 独立(Al、Ga、In)Nおよびそれを形成するための分割方法 |
EP2248931A3 (en) * | 2001-09-05 | 2011-10-12 | Cree, Inc. | Free-standing and parting method for forming same |
EP1423259A4 (en) * | 2001-09-05 | 2007-06-27 | Cree Inc | Free-standing (Al, Ga, In) N-structure and separation method for making the same |
US8390101B2 (en) | 2002-04-30 | 2013-03-05 | Cree, Inc. | High voltage switching devices and process for forming same |
US8698286B2 (en) | 2002-04-30 | 2014-04-15 | Cree, Inc. | High voltage switching devices and process for forming same |
US7871843B2 (en) | 2002-05-17 | 2011-01-18 | Ammono. Sp. z o.o. | Method of preparing light emitting device |
US7811380B2 (en) | 2002-12-11 | 2010-10-12 | Ammono Sp. Z O.O. | Process for obtaining bulk mono-crystalline gallium-containing nitride |
US7959729B2 (en) | 2003-03-17 | 2011-06-14 | Osaka University | Method for producing group-III-element nitride single crystals and apparatus used therein |
US7535082B2 (en) | 2003-05-06 | 2009-05-19 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
EP1475826A3 (en) * | 2003-05-06 | 2005-04-27 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
US7786488B2 (en) | 2003-05-06 | 2010-08-31 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
US8008165B2 (en) | 2003-05-06 | 2011-08-30 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
EP1475826A2 (en) * | 2003-05-06 | 2004-11-10 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor wafer and method of processing nitride semiconductor wafer |
JP2007534580A (ja) * | 2003-07-11 | 2007-11-29 | クリー インコーポレイテッド | 半絶縁性GaNおよびその製造方法 |
US7229926B2 (en) | 2003-10-30 | 2007-06-12 | Sumitomo Electric Industries, Ltd. | Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate |
EP1528591A2 (en) * | 2003-10-30 | 2005-05-04 | Sumitomo Electric Industries, Ltd. | Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate |
EP1528591A3 (en) * | 2003-10-30 | 2007-03-28 | Sumitomo Electric Industries, Ltd. | Method of manufacturing nitride substrate for semiconductors, and nitride semiconductor substrate |
EP1577933A2 (en) * | 2004-03-17 | 2005-09-21 | Sumitomo Electric Industries, Ltd. | Method of manufacturing single-crystal GaN substrate, and single-crystal GaN substrate |
EP1577933A3 (en) * | 2004-03-17 | 2009-03-04 | Sumitomo Electric Industries, Ltd. | Method of manufacturing single-crystal GaN substrate, and single-crystal GaN substrate |
EP1624095A3 (en) * | 2004-08-04 | 2009-04-01 | Sumitomo Electric Industries, Ltd. | Nitride semiconductor single-crystal substrate and method of its synthesis |
US7223155B2 (en) | 2005-01-07 | 2007-05-29 | Sumitomo Electric Industries, Ltd. | Method of producing III-nitride substrate |
US7464702B2 (en) | 2005-01-07 | 2008-12-16 | Sumitomo Electric Industries, Ltd. | Method of producing III-nitride substrate |
EP2039733A1 (en) * | 2005-04-26 | 2009-03-25 | Sumitomo Electric Industries, Ltd. | Method of surface treatment of group III nitride crystal film, group III nitride crystal substrate, group III nitride crystal substrate with epitaxial layer, and semiconductor device |
US9708735B2 (en) | 2005-06-23 | 2017-07-18 | Sumitomo Electric Industries, Ltd. | Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same |
US8828140B2 (en) | 2005-06-23 | 2014-09-09 | Sumitomo Electric Industries, Ltd. | Nitride crystal, nitride crystal substrate, epilayer-containing nitride crystal substrate, semiconductor device and method of manufacturing the same |
US10078059B2 (en) | 2005-06-23 | 2018-09-18 | Sumitomo Electric Industries, Ltd. | Nitride crystal, nitride crystal substrate, epilayer-containing nitride crystal substrate, semiconductor device and method of manufacturing the same |
US9570540B2 (en) | 2005-06-23 | 2017-02-14 | Sumitomo Electric Industries, Ltd. | Nitride crystal, nitride crystal substrate, epilayer-containing nitride crystal substrate, semiconductor device and method of manufacturing the same |
US9499925B2 (en) | 2005-06-23 | 2016-11-22 | Sumitomo Electric Industries, Ltd. | Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same |
US8771552B2 (en) | 2005-06-23 | 2014-07-08 | Sumitomo Electric Industries, Ltd. | Group III nitride crystal substrate, epilayer-containing group III nitride crystal substrate, semiconductor device and method of manufacturing the same |
EP1803839A1 (en) * | 2005-12-28 | 2007-07-04 | Sumitomo Electric Industries, Ltd. | Fabrication method and fabrication apparatus of group III nitride crystal substance |
US7858502B2 (en) | 2005-12-28 | 2010-12-28 | Sumitomo Electric Industries, Ltd. | Fabrication method and fabrication apparatus of group III nitride crystal substance |
EP2145987A1 (en) * | 2005-12-28 | 2010-01-20 | Sumitomo Electric Industries, Ltd. | Fabrication method of a group III nitride crystal substance |
US7589000B2 (en) | 2005-12-28 | 2009-09-15 | Sumitomo Electric Industries, Ltd. | Fabrication method and fabrication apparatus of group III nitride crystal substance |
US8404569B2 (en) | 2005-12-28 | 2013-03-26 | Sumitomo Electric Industries, Ltd. | Fabrication method and fabrication apparatus of group III nitride crystal substance |
EP1821339A1 (en) * | 2006-02-15 | 2007-08-22 | Sumitomo Electric Industries, Ltd. | GaN crystal substrate and method of manufacturing the same, and method of manufacturing semiconductor device |
US8048224B2 (en) | 2006-05-08 | 2011-11-01 | Freiberger Compound Materials Gmbh | Process for producing a III-N bulk crystal and a free-standing III-N substrate, and III-N bulk crystal and free-standing III-N substrate |
US8415766B2 (en) | 2006-07-26 | 2013-04-09 | Freiberger Compound Materials Gmbh | Process for smoothening III-N substrates |
US7585772B2 (en) | 2006-07-26 | 2009-09-08 | Freiberger Compound Materials Gmbh | Process for smoothening III-N substrates |
WO2008017320A1 (de) * | 2006-08-09 | 2008-02-14 | Freiberger Compound Materials Gmbh | Verfahren zur herstellung eines dotierten iii-n-massivkristalls sowie eines freistehenden dotierten iii-n-substrates und dotierter iii-n-massivkristall sowie freistehendes dotiertes iii-n-substrat |
US8778078B2 (en) | 2006-08-09 | 2014-07-15 | Freiberger Compound Materials Gmbh | Process for the manufacture of a doped III-N bulk crystal and a free-standing III-N substrate, and doped III-N bulk crystal and free-standing III-N substrate as such |
US9461121B2 (en) | 2006-08-09 | 2016-10-04 | Freiberger Compound Materials Gmbh | Process for the manufacture of a doped III-N bulk crystal and a free-standing III-N substrate, and doped III-N bulk crystal and free-standing III-N substrate as such |
US9127376B2 (en) | 2006-12-26 | 2015-09-08 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing nitride semiconductor self-supporting substrate and nitride semiconductor self-supporting substrate |
EP2119815A4 (en) * | 2006-12-26 | 2010-05-26 | Shinetsu Handotai Kk | PROCESS FOR PRODUCING AUTONOMOUS NITRIDE SEMICONDUCTOR SUBSTRATE AND AUTONOMOUS NITRIDE SEMICONDUCTOR SUBSTRATE |
EP2119815A1 (en) * | 2006-12-26 | 2009-11-18 | Shin-Etsu Handotai Co., Ltd. | Method for producing self-supporting nitride semiconductor substrate and self-supporting nitride semiconductor substrate |
US9074297B2 (en) | 2007-03-02 | 2015-07-07 | Freiberger Compound Materials Gmbh | Method and device for manufacturing semiconductor compound materials by means of vapour phase epitaxy |
US9856579B2 (en) | 2007-03-02 | 2018-01-02 | Freiberger Compound Materials Gmbh | Method and device for manufacturing semiconductor compound materials by means of vapour phase epitaxy |
DE102007010286A1 (de) | 2007-03-02 | 2008-09-04 | Freiberger Compound Materials Gmbh | Verfahren und Vorrichtung zum Herstellen eines Verbindungshalbleitermaterials mittels Gasphasenepitaxie |
EP2514858A4 (en) * | 2009-12-18 | 2013-11-13 | Sumitomo Electric Industries | GROUP III NITRIDE CRYSTAL SUBSTRATE, GROUP III NITRIDE CRYSTAL SUBSTRATE HAVING AN EPITAXIAL LAYER, SEMICONDUCTOR DEVICE, AND MANUFACTURING METHOD THEREOF |
EP2514858A1 (en) * | 2009-12-18 | 2012-10-24 | Sumitomo Electric Industries, Ltd. | Group iii nitride crystal substrate, group iii nitride crystal substrate having epitaxial layer, and semiconductor device and method for producing the same |
RU2479892C2 (ru) * | 2011-07-25 | 2013-04-20 | Общество с ограниченной ответственностью "Галлий-Н" | Способ изготовления полупроводниковых светоизлучающих элементов |
Also Published As
Publication number | Publication date |
---|---|
RU2272090C2 (ru) | 2006-03-20 |
US7655197B2 (en) | 2010-02-02 |
MY122821A (en) | 2006-05-31 |
IL151698A (en) | 2006-12-10 |
JP5542292B2 (ja) | 2014-07-09 |
JP2014133695A (ja) | 2014-07-24 |
CN101307498B (zh) | 2014-11-05 |
EP2305859A1 (en) | 2011-04-06 |
KR20020087414A (ko) | 2002-11-22 |
JP2012017259A (ja) | 2012-01-26 |
RU2002124868A (ru) | 2004-03-20 |
JP2003527296A (ja) | 2003-09-16 |
EP1264011B1 (en) | 2014-01-22 |
CN100379901C (zh) | 2008-04-09 |
EP1264011A1 (en) | 2002-12-11 |
CN1426497A (zh) | 2003-06-25 |
US20100289122A1 (en) | 2010-11-18 |
CN101307498A (zh) | 2008-11-19 |
US20030213964A1 (en) | 2003-11-20 |
AU2001247389A1 (en) | 2001-09-24 |
US8212259B2 (en) | 2012-07-03 |
EP2305859B1 (en) | 2013-05-08 |
PL357941A1 (en) | 2004-08-09 |
US7915152B2 (en) | 2011-03-29 |
US20030157376A1 (en) | 2003-08-21 |
EP1264011A4 (en) | 2008-08-20 |
TWI259513B (en) | 2006-08-01 |
IL151698A0 (en) | 2003-04-10 |
US6596079B1 (en) | 2003-07-22 |
JP5670289B2 (ja) | 2015-02-18 |
KR100767650B1 (ko) | 2007-10-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6596079B1 (en) | III-V nitride substrate boule and method of making and using the same | |
EP2290136B1 (en) | Method for achieving improved epitaxy quality (surface texture and defect densitity) on free-standing (aluminum, indium, gallium) nitride ((Al, In, Ga)N) substrates for opto-electronic and electronic devices | |
EP1977028B1 (en) | Process for growth of low dislocation density gan | |
US6943095B2 (en) | Low defect density (Ga, A1, In) N and HVPE process for making same | |
WO1999066565A1 (en) | Method and apparatus for producing group-iii nitrides | |
EP2017375A1 (en) | Process for producing group iii nitride crystal, group iii nitride crystal substrate, and group iii nitride semiconductor device | |
Zhang et al. | The addition of Sb as a surfactant to GaN growth by metal organic vapor phase epitaxy | |
Ploog et al. | Growth of high-quality (Al, Ga) N and (Ga, In) N heterostructures on SiC (0001) by both plasma-assisted and reactive molecular beam epitaxy | |
Kamp | Solutions for heteroepitaxial growth of GaN and their impact on devices | |
Hemmingsson et al. | Growth of III-nitrides with halide vapor phase epitaxy (HVPE) | |
Scholz et al. | GaN‐Based Materials: Substrates, Metalorganic Vapor‐Phase Epitaxy, and Quantum Well Properties | |
Kryliouk et al. | GaN Substrates: Growth and Characterization | |
Paskova et al. | HVPE-GaN quasi-substrates for nitride device structures | |
Gott | Bulk gallium nitride overgrowth by hydride vapour phase epitaxy on compliant nano-column substrates | |
Morkoç et al. | Growth of Nitride Semiconductors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH HU IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 151698 Country of ref document: IL |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2001 567830 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020027012071 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001920321 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref country code: RU Ref document number: 2002 2002124868 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018085121 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020027012071 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2001920321 Country of ref document: EP |