DE60227609D1 - Mehrschichtige gedruckte Leiterplatte umfassend einen Keramik Substrat - Google Patents

Mehrschichtige gedruckte Leiterplatte umfassend einen Keramik Substrat

Info

Publication number
DE60227609D1
DE60227609D1 DE60227609T DE60227609T DE60227609D1 DE 60227609 D1 DE60227609 D1 DE 60227609D1 DE 60227609 T DE60227609 T DE 60227609T DE 60227609 T DE60227609 T DE 60227609T DE 60227609 D1 DE60227609 D1 DE 60227609D1
Authority
DE
Germany
Prior art keywords
circuit board
printed circuit
ceramic substrate
multilayer printed
multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60227609T
Other languages
English (en)
Inventor
Yoshihiko Shiraishi
Koji Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Application granted granted Critical
Publication of DE60227609D1 publication Critical patent/DE60227609D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4632—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating thermoplastic or uncured resin sheets comprising printed circuits without added adhesive materials between the sheets
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H05K3/4605—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated made from inorganic insulating material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/4617—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49128—Assembling formed circuit to base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49162—Manufacturing circuit on or in base by using wire as conductive path
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49204—Contact or terminal manufacturing
    • Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
    • Y10T29/4921—Contact or terminal manufacturing by assembling plural parts with bonding
    • Y10T29/49211—Contact or terminal manufacturing by assembling plural parts with bonding of fused material

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
DE60227609T 2001-06-13 2002-06-07 Mehrschichtige gedruckte Leiterplatte umfassend einen Keramik Substrat Expired - Lifetime DE60227609D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001179117A JP3840921B2 (ja) 2001-06-13 2001-06-13 プリント基板のおよびその製造方法

Publications (1)

Publication Number Publication Date
DE60227609D1 true DE60227609D1 (de) 2008-08-28

Family

ID=19019725

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60227609T Expired - Lifetime DE60227609D1 (de) 2001-06-13 2002-06-07 Mehrschichtige gedruckte Leiterplatte umfassend einen Keramik Substrat

Country Status (9)

Country Link
US (2) US6818836B2 (de)
EP (1) EP1267596B1 (de)
JP (1) JP3840921B2 (de)
KR (1) KR100574847B1 (de)
CN (1) CN1193646C (de)
DE (1) DE60227609D1 (de)
MX (1) MXPA02005828A (de)
SG (1) SG115480A1 (de)
TW (1) TW556454B (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6389010B1 (en) * 1995-10-05 2002-05-14 Intermec Ip Corp. Hierarchical data collection network supporting packetized voice communications among wireless terminals and telephones
TW550997B (en) * 2001-10-18 2003-09-01 Matsushita Electric Ind Co Ltd Module with built-in components and the manufacturing method thereof
JP2003332749A (ja) * 2002-01-11 2003-11-21 Denso Corp 受動素子内蔵基板、その製造方法及び受動素子内蔵基板形成用素板
US6981318B2 (en) * 2002-10-22 2006-01-03 Jetta Company Limited Printed circuit board manufacturing method
JP2004184797A (ja) * 2002-12-05 2004-07-02 Seiko Epson Corp 電子装置及びその製造方法並びに電子機器
JP2004266074A (ja) * 2003-02-28 2004-09-24 Olympus Corp 配線基板
JP4069787B2 (ja) * 2003-04-04 2008-04-02 株式会社デンソー 多層基板およびその製造方法
JP2005039243A (ja) * 2003-06-24 2005-02-10 Ngk Spark Plug Co Ltd 中間基板
JP2005026445A (ja) * 2003-07-02 2005-01-27 North:Kk 多層配線板とその製造方法
JP3709882B2 (ja) 2003-07-22 2005-10-26 松下電器産業株式会社 回路モジュールとその製造方法
DE10333439A1 (de) * 2003-07-23 2005-02-17 Robert Bosch Gmbh Verfahren zur Herstellung eines aus mehreren Verdrahtungsebenen bestehenden Hybrid-Produktes
US20050094465A1 (en) * 2003-11-03 2005-05-05 Netlist Inc. Printed circuit board memory module with embedded passive components
JP4541051B2 (ja) * 2004-07-07 2010-09-08 大日本印刷株式会社 抵抗素子内蔵配線板、抵抗素子内蔵配線板の製造方法
JP2006190901A (ja) * 2005-01-07 2006-07-20 Denso Corp 回路基板、回路基板の製造方法、及び電子回路装置
JP2006253225A (ja) * 2005-03-08 2006-09-21 Denso Corp 回路基板、回路基板の製造方法、及び電子回路装置
CN101185381A (zh) * 2005-04-05 2008-05-21 Sv探针私人有限公司 陶瓷间隔变换器中的探针焊盘结构
JP4341588B2 (ja) * 2005-06-09 2009-10-07 株式会社デンソー 多層基板及びその製造方法
FI122128B (fi) * 2005-06-16 2011-08-31 Imbera Electronics Oy Menetelmä piirilevyrakenteen valmistamiseksi
US7334323B2 (en) * 2005-07-11 2008-02-26 Endicott Interconnect Technologies, Inc. Method of making mutilayered circuitized substrate assembly having sintered paste connections
JP4544066B2 (ja) * 2005-07-13 2010-09-15 株式会社デンソー 電子制御装置及び電子制御装置の製造方法
JP5185622B2 (ja) * 2005-10-11 2013-04-17 富士通株式会社 多層配線基板
JP4777764B2 (ja) * 2005-12-08 2011-09-21 ニチコン株式会社 温度補償回路基板の製造方法
KR100797716B1 (ko) * 2006-03-21 2008-01-23 삼성전기주식회사 회로기판이 없는 ｌｅｄ-백라이트유닛 및 그 제조방법
JP2007324550A (ja) * 2006-06-05 2007-12-13 Denso Corp 多層基板
US7808797B2 (en) * 2006-12-11 2010-10-05 Intel Corporation Microelectronic substrate including embedded components and spacer layer and method of forming same
JP5236379B2 (ja) * 2007-08-24 2013-07-17 日本特殊陶業株式会社 Ｉｃ検査装置用基板及びその製造方法
DE102007063282A1 (de) * 2007-12-27 2009-07-02 Robert Bosch Gmbh Verfahren zur Herstellung eines elektrischen Leiters durch Auftragen zumindest einer Paste, insbesondere Dickschichtpaste
KR100990942B1 (ko) 2008-08-29 2010-11-01 주식회사 하이닉스반도체 반도체 패키지용 기판 및 이를 갖는 반도체 패키지
US8076587B2 (en) * 2008-09-26 2011-12-13 Siemens Energy, Inc. Printed circuit board for harsh environments
JP5101451B2 (ja) 2008-10-03 2012-12-19 新光電気工業株式会社 配線基板及びその製造方法
KR101125752B1 (ko) * 2009-03-03 2012-03-27 코아셈(주) 인쇄 회로 기판 및 그 제조 방법
US8289727B2 (en) 2010-06-11 2012-10-16 Taiwan Semiconductor Manufacturing Company, Ltd. Package substrate
US8957531B2 (en) * 2011-10-20 2015-02-17 International Business Machines Corporation Flat laminate, symmetrical test structures and method of use to gauge white bump sensitivity
WO2013088957A1 (ja) * 2011-12-16 2013-06-20 Tdk株式会社 抵抗体内蔵多層ガラスセラミック基板
JP6064479B2 (ja) * 2012-09-19 2017-01-25 株式会社ジェイテクト 制御装置および同装置を備えるモータユニット
JP6092572B2 (ja) * 2012-10-30 2017-03-08 株式会社日本マイクロニクス 多層配線基板及びこれを用いたプローブカード
WO2014073038A1 (ja) * 2012-11-06 2014-05-15 日本碍子株式会社 発光ダイオード用基板
JP6125528B2 (ja) * 2012-11-06 2017-05-10 日本碍子株式会社 発光ダイオード用基板および発光ダイオード用基板の製造方法
KR20140134479A (ko) * 2013-05-14 2014-11-24 삼성전기주식회사 인쇄회로기판
US10068445B2 (en) 2015-06-24 2018-09-04 Google Llc Systems and methods of home-specific sound event detection
JP7070684B2 (ja) * 2018-07-25 2022-05-18 株式会社村田製作所 複合基板及び複合基板の製造方法
JP7279324B2 (ja) * 2018-09-14 2023-05-23 富士電機株式会社 半導体モジュール
JP2020064999A (ja) * 2018-10-18 2020-04-23 日本特殊陶業株式会社 配線基板
JP7223672B2 (ja) * 2019-11-08 2023-02-16 日本特殊陶業株式会社 多層配線基板
KR102537710B1 (ko) * 2021-05-28 2023-05-31 (주)티에스이 일괄 접합 방식의 다층 회로기판 및 그 제조 방법

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5817651A (ja) * 1981-07-24 1983-02-01 Hitachi Ltd 多層回路板とその製造方法
GB2104058A (en) 1981-08-03 1983-03-02 Avx Corp Silver-filled glass metallizing paste
US4401767A (en) 1981-08-03 1983-08-30 Johnson Matthey Inc. Silver-filled glass
US4436785A (en) 1982-03-08 1984-03-13 Johnson Matthey Inc. Silver-filled glass
US4459166A (en) 1982-03-08 1984-07-10 Johnson Matthey Inc. Method of bonding an electronic device to a ceramic substrate
US4521329A (en) 1983-06-20 1985-06-04 E. I. Du Pont De Nemours And Company Copper conductor compositions
JPS60113993A (ja) * 1983-11-25 1985-06-20 三菱電機株式会社 多層回路基板の製造方法
US4665468A (en) * 1984-07-10 1987-05-12 Nec Corporation Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same
JPS62265796A (ja) * 1986-05-14 1987-11-18 株式会社住友金属セラミックス セラミツク多層配線基板およびその製造法
US4763403A (en) * 1986-12-16 1988-08-16 Eastman Kodak Company Method of making an electronic component
JPH01220893A (ja) 1988-02-29 1989-09-04 Toshiba Corp 多層回路基板
JPH0268992A (ja) * 1988-09-02 1990-03-08 Nec Corp 多層配線基板
JPH02110903A (ja) 1989-08-31 1990-04-24 Murata Mfg Co Ltd 抵抗体の製造方法
JPH0744343B2 (ja) 1990-10-11 1995-05-15 三菱マテリアル株式会社 抵抗内蔵型多層基板
JP2996510B2 (ja) * 1990-11-30 2000-01-11 株式会社日立製作所 電子回路基板
JPH0575260A (ja) 1991-09-17 1993-03-26 Toshiba Corp 多層回路基板の製造方法
JPH06232558A (ja) 1993-02-04 1994-08-19 Toshiba Corp 多層プリント配線板の製造方法
US5622769A (en) * 1993-02-12 1997-04-22 Kabushiki Kaisha Toshiba Ceramic circuit board having a thermal conductivity substrate
JPH06336562A (ja) 1993-05-28 1994-12-06 Hitachi Chem Co Ltd 導電ペースト
JP3087152B2 (ja) 1993-09-08 2000-09-11 富士通株式会社 樹脂フィルム多層回路基板の製造方法
JP2603053B2 (ja) 1993-10-29 1997-04-23 松下電器産業株式会社 ビアホール充填用導体ペースト組成物並びにそれを用いた両面及び多層プリント基板とその製造方法
EP0651602B1 (de) 1993-10-29 1999-04-07 Matsushita Electric Industrial Co., Ltd. Leitfähige Pastenzusammensetzung zum Füllen von Kontaktlöchern, Leiterplatte unter Anwendung dieser leifähigen Paste und Verfahren zur Herstellung
JPH0818240A (ja) 1994-06-29 1996-01-19 Kyocera Corp 厚膜回路基板
JPH08148828A (ja) 1994-11-18 1996-06-07 Hitachi Ltd 薄膜多層回路基板およびその製造方法
JP2933519B2 (ja) 1995-05-02 1999-08-16 内浜化成株式会社 樹脂の接着方法及び接着強度の向上した異種樹脂を含むプラスチック製品
KR0173234B1 (ko) * 1995-07-31 1999-05-01 이형도 다층 세라믹 회로 기판의 제조방법
US5740603A (en) 1995-07-31 1998-04-21 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing low dielectric constant multiple layer ceramic circuit board
JPH0955583A (ja) 1995-08-11 1997-02-25 Hitachi Ltd 多層配線基板およびその製造方法
JPH09199635A (ja) 1996-01-19 1997-07-31 Shinko Electric Ind Co Ltd 回路基板形成用多層フィルム並びにこれを用いた多層回路基板および半導体装置用パッケージ
JPH09246723A (ja) * 1996-03-11 1997-09-19 Sumitomo Kinzoku Electro Device:Kk 低温焼成セラミック回路基板
JPH09298255A (ja) * 1996-05-01 1997-11-18 Shinko Electric Ind Co Ltd セラミック回路基板及びこれを用いた半導体装置
JP3195236B2 (ja) * 1996-05-30 2001-08-06 株式会社日立製作所 接着フィルムを有する配線テープ，半導体装置及び製造方法
JPH1081857A (ja) 1996-09-05 1998-03-31 Hitachi Cable Ltd 両面接着テープ、リードフレーム及び集積回路装置
TW383435B (en) * 1996-11-01 2000-03-01 Hitachi Chemical Co Ltd Electronic device
JPH10178145A (ja) * 1996-12-19 1998-06-30 Texas Instr Japan Ltd 半導体装置及びその製造方法並びに半導体装置用絶縁基板
JP3299679B2 (ja) * 1996-12-27 2002-07-08 新光電気工業株式会社 多層配線基板及びその製造方法
WO1998047331A1 (fr) 1997-04-16 1998-10-22 Kabushiki Kaisha Toshiba Tableau de connexions, son procede de fabrication et boitier de semi-conducteur
JPH11168282A (ja) 1997-12-05 1999-06-22 Sharp Corp 抵抗体内蔵多層配線板及びその製造方法
JP3355142B2 (ja) * 1998-01-21 2002-12-09 三菱樹脂株式会社 耐熱性積層体用フィルムとこれを用いたプリント配線基板用素板および基板の製造方法
MY126446A (en) * 1998-05-13 2006-10-31 Mitsui Chemicals Incorporated Crystalline polyimide for melt molding having good thermal stability
SG86345A1 (en) * 1998-05-14 2002-02-19 Matsushita Electric Ind Co Ltd Circuit board and method of manufacturing the same
JP4124297B2 (ja) * 1998-09-16 2008-07-23 大日本印刷株式会社 多層配線基板とその製造方法
JP3119630B2 (ja) * 1998-09-18 2000-12-25 日本電気株式会社 半導体チップモジュール用多層回路基板およびその製造方法
JP3169907B2 (ja) * 1998-09-25 2001-05-28 日本電気株式会社 多層配線構造およびその製造方法
JP3514647B2 (ja) 1999-01-05 2004-03-31 三菱樹脂株式会社 多層プリント配線板およびその製造方法
JP3562568B2 (ja) * 1999-07-16 2004-09-08 日本電気株式会社 多層配線基板
JP2001036253A (ja) 1999-07-26 2001-02-09 Shinko Electric Ind Co Ltd 多層配線回路基板及びその製造方法
KR100332865B1 (ko) * 1999-09-15 2002-04-17 이형도 다층인쇄회로기판의 적층방법
JP2001217356A (ja) * 1999-11-26 2001-08-10 Ibiden Co Ltd 多層回路基板および半導体装置
US6535398B1 (en) * 2000-03-07 2003-03-18 Fujitsu Limited Multichip module substrates with buried discrete capacitors and components and methods for making

Also Published As

Publication number Publication date
TW556454B (en) 2003-10-01
KR20020094930A (ko) 2002-12-18
CN1391428A (zh) 2003-01-15
EP1267596B1 (de) 2008-07-16
CN1193646C (zh) 2005-03-16
SG115480A1 (en) 2005-10-28
JP3840921B2 (ja) 2006-11-01
EP1267596A2 (de) 2002-12-18
KR100574847B1 (ko) 2006-04-27
EP1267596A3 (de) 2004-05-12
US20050000725A1 (en) 2005-01-06
JP2002374067A (ja) 2002-12-26
US6818836B2 (en) 2004-11-16
US20020189859A1 (en) 2002-12-19
MXPA02005828A (es) 2004-12-13
US7240429B2 (en) 2007-07-10

Similar Documents

Publication Publication Date Title
DE60227609D1 (de) Mehrschichtige gedruckte Leiterplatte umfassend einen Keramik Substrat
DE60232383D1 (de) Mehrschichtige Leiterplatte
DE60045566D1 (de) Mehrschicht-Leiterplatte
AU2002352983A1 (en) High speed multi-layer printed circuit board via
DE60135963D1 (de) Mehrschichtelektronikbauteil
DE69942711D1 (de) Mehrschichtige gedruckte Leiterplatte
GB2435378B (en) Multi-layer printed circuit board comprising a through connection for high frequency applications
DE60326200D1 (de) Leiterplatte und ihr Herstellungsverfahren
GB0416621D0 (en) Multilayer printed circuit board and method for manufacturing same
DE60239698D1 (de) Modul mit einer keramischen Leiterplatte
DE60143235D1 (de) Mehrschichtige Leiterplatte
DE10291003D2 (de) Mehrschichtige Leiterplatte
DE60309777D1 (de) Anschlusskontakt für Leiterplatte
DE60016823D1 (de) Interlaminarer isolierender Klebstoff für mehrschichtige gedruckte Leiterplatte
DE60039569D1 (de) Gedruckte Leiterplatte
TW487272U (en) Multilayer circuit boards
DE60119194D1 (de) Leiterplattenanordnung
DE10083663T1 (de) Mehrschichtiges elektronisches Keramikbauelement
NO20011707L (no) Kretskort som omfatter et kornmagnetisk sjikt
DE60204745D1 (de) Verbindungseinrichtung zwischen Leiterplatten
DE60231610D1 (de) Mehrschichtige gedruckte Leiterplatte
DE69939157D1 (de) Gedruckte Leiterplatte
DE69938982D1 (de) Mehrlagen Gedruckteschaltungsplatte
DE60020193D1 (de) Mehrschichtige Leiterplatte
DE60219262D1 (de) Verbindungsanordnung für eine flexibele Leiterplatte

Legal Events

Date Code Title Description
8320 Willingness to grant licences declared (paragraph 23)
8364 No opposition during term of opposition