CN101971304A - 用于形成具有多个沟道的屏蔽栅沟槽fet的结构和方法 - Google Patents
用于形成具有多个沟道的屏蔽栅沟槽fet的结构和方法 Download PDFInfo
- Publication number
- CN101971304A CN101971304A CN2008801227424A CN200880122742A CN101971304A CN 101971304 A CN101971304 A CN 101971304A CN 2008801227424 A CN2008801227424 A CN 2008801227424A CN 200880122742 A CN200880122742 A CN 200880122742A CN 101971304 A CN101971304 A CN 101971304A
- Authority
- CN
- China
- Prior art keywords
- well region
- groove
- fet
- region
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 35
- 239000004065 semiconductor Substances 0.000 claims abstract description 27
- 230000005669 field effect Effects 0.000 claims abstract description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 13
- 239000000758 substrate Substances 0.000 description 15
- 238000005516 engineering process Methods 0.000 description 11
- 238000004088 simulation Methods 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 8
- 238000002347 injection Methods 0.000 description 7
- 239000007924 injection Substances 0.000 description 7
- 238000009413 insulation Methods 0.000 description 6
- 230000005684 electric field Effects 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000006396 nitration reaction Methods 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 210000000746 body region Anatomy 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
场效应晶体管(FET)包括一对延伸进入半导体区中的沟槽。每个沟槽包括位于沟槽底部中的第一屏蔽电极和位于沟槽上部的栅电极,该栅电极位于屏蔽电极的上方但与该屏蔽电极绝缘。第一导电类型的第一阱区和第二阱区在沟槽对之间半导体区中横向延伸并邻接该沟槽对的侧壁。该第一阱区和第二阱区通过第二导电类型的第一漂移区彼此垂直地隔开。栅电极和第一屏蔽电极相对于第一阱区和第二阱区设置,以使得当FET在导通状态下偏置时,在第一阱区和第二阱区的每一个中形成沟道。
Description
背景技术
本发明总体上涉及半导体技术,更具体地涉及沿着每个沟槽侧壁形成具有多个沟道的屏蔽栅沟槽FET的结构和方法。
屏蔽栅沟槽场效应晶体管(FET)比传统的FET更具优势,这是因为屏蔽电极减小了栅-漏电容(Cgd)并改善了晶体管的击穿电压而不牺牲晶体管导通电阻。图1是传统的屏蔽栅沟槽MOSFET100的简化截面图。N型外延层102在高度掺杂的n型衬底101上方延伸。衬底101作为漏极接触区。在p型阱区104中形成高度掺杂的n型源区108和高度掺杂的p型重本体区(heavy body region)106,而p型阱区104形成在外延层102中。沟槽110通过阱区104延伸并终止于由阱区104和衬底101所限定的外延层102的部分,其中该部分通常被称为漂移区。
沟槽110包括栅电极122下方的屏蔽电极114。栅电极122通过栅极电介质120与阱区104绝缘。屏蔽电极114通过屏蔽电介质115与漏区绝缘。栅电极112和屏蔽电极114通过极间电介质(IED)层116彼此绝缘。IED层116必需具有足够的质量和厚度以支持在在操作过程中存在于屏蔽电极114和栅电极122之间的电势差。介电帽124覆盖栅电极122并用于使栅电极122和顶侧互连层126绝缘。顶侧互连层126在该结构的上方延伸并使重本体区106和源区108电接触。
尽管栅电极122下的屏蔽电极114的绝缘提高了晶体管的某些性能特性(例如击穿电压和Cgd),但是很难实现进一步改善这些或其他电学和结构特性(例如晶体管导通电阻Rdson和非钳位感应开关UIS特性)。这是由于用于提高FET某些电学特性的大多数已知技术通常会对其他电学特性造成不利影响或要求对处理技术进行重大改变。
因此,需要能够提高沟槽栅FET的各种电学特性而不损害其他电学特性的节约成本的技术。
发明内容
场效应晶体管(FET)包括一对延伸进入半导体区中的沟槽。每个沟槽包括位于沟槽下部第一屏蔽电极、和位于沟槽上部但与屏蔽电极绝缘的栅电极。第一导电类型的第一阱区和第二阱区横向延伸进入该沟槽对之间的半导体区并邻接该沟槽对的侧壁。第一阱区和第二阱区通过第二导电类型的第一漂移区垂直地彼此间隔。栅电极和第一屏蔽电极相对于第一阱区和第二阱区形成,从而当FET在导通状态下处于偏置(bias)时,在第一阱区和第二阱区的每一个中均形成沟道。
在一个实施方式中,当FET在导通状态下处于偏置时,沿着邻接第一阱区和第二阱区的每个沟槽侧壁的部分形成两个分离的沟道。
在另一个实施方式中,第一阱区与每个沟槽中的栅电极横向地直接相邻,并且第二阱区与每个沟槽中的第一屏蔽电极横向地直接相邻。
在另一个实施方式中,第一阱区位于第二阱区的上方。FET进一步包括在沟槽对之间的半导体区中横向延伸的第一导电类型的第三阱区。该第三阱区与邻接沟槽对的侧壁,并通过第二导电类型的第二漂移区与第二阱区垂直地隔开。
在另一个实施方式中,第一阱区位于第二阱区的上方。FET进一步包括在沟槽对之间的半导体区中横向延伸的第一导电类型的第三阱区。该第三阱区邻接该沟槽对的侧壁,并通过第二导电类型的第二漂移区与第二阱区垂直地隔开。第二屏蔽电极位于沟槽中,而沟槽位于第一屏蔽电极的下方。第一屏蔽电极和第二屏蔽电极彼此绝缘。
根据本发明的另一实施方式,形成FET的方法包括以下步骤。形成延伸进入第一导电类型的半导体区的一对沟槽。在每个沟槽的下部形成屏蔽电极。在每个沟槽的上部形成与屏蔽电极绝缘的栅电极。在该沟槽对之间的半导体区中形成第二导电类型的第一阱区和第二阱区,以使得该第一阱区和第二阱区垂直地彼此间隔,并横向地邻接于该沟槽对的侧壁。栅电极和第一屏蔽电极相对于第一阱区和第二阱区形成,从而当FET在导通状态下处于偏置时在每个第一阱区和第二阱区中均形成沟道。
在一个实施方式中,第一阱区与每个沟槽中的栅电极横向地直接相邻,并且第二阱区与每个沟槽中的第一屏蔽电极横向地直接相邻。
在另一实施方式中,该方法进一步包括以下步骤。形成衬于每个沟槽的下部侧壁和底部的屏蔽电介质。形成衬于每个沟槽的上部侧壁的栅极电介质。在每个沟槽的上部侧壁的侧面形成第二导电类型的源区。形成在第一阱区中延伸的第一导电类型的重本体区。
在另一个实施方式中,第一阱区在第二阱区上方延伸,并且第一阱区在第二阱区之前形成。
在另一个实施方式中,第一阱区在第二阱区上方延伸,该方法进一步包括在该沟槽对之间的半导体区中形成第一导电类型的第三阱区的步骤。该第三阱区邻接该沟槽对的侧壁并与第二阱区垂直地隔开。
结合附图以及本发明实施方式的如下具体描述,本发明的其他特征、特点和各种优点会变得更加明显。
附图说明
图1是传统的屏蔽栅MOSFET的简化截面图;
图2A是根据本发明的一种示例性实施方式的双沟道屏蔽栅MOSFET的简化截面图;
图2B是图2A中MOSFET的等效电路;
图3A-图3C是根据本发明的示例性实施方式的各种多沟道屏蔽栅沟槽MOSFET的简化截面图;
图4A-图4E是根据本发明的一种示例性实施方式的用于制造双沟道屏蔽栅沟槽FET的方法的简化截面图;
图5A-5F是根据本发明的一种示例性实施方式的用于制造双沟道屏蔽栅沟槽FET的另一种方法的简化截面图;
图6是示出了沿着双沟道屏蔽栅FET的深度的电场分布的仿真结果图;
图7是示出了每个传统的屏蔽栅FET和双沟道屏蔽栅FET的漏电流对漏电压的仿真结果图;
图8是示出了传统的屏蔽栅FET和双沟道屏蔽栅FET的栅-漏电荷Qgd对屏蔽电极上的电压的仿真结果图;和
图9是示出了传统的屏蔽栅FET对双沟道屏蔽栅FET的漏-源击穿电压BVdss的仿真结果图。
具体实施方式
根据本发明的实施方式,描述了沿着每个沟槽侧壁具有多个沟道的屏蔽栅沟槽FET及其制造方法。人们将会发现,这样的FET明显改善了现有技术中FET结构的某些性能特性而不会牺牲晶体管的其他性能特性。这些改善包括更高的BVdss、更低的Rdson、更低的栅电荷、和改善的UIS和突发击穿(snap back)特性。下面将参照图2A描述第一示例性实施方式。
图2A是根据本发明的一种示例性实施方式的双沟道屏蔽栅功率MOSFET的简化截面图。下漂移区210在半导体衬底205a上方延伸。下漂移区210和衬底205a都是n型的。p型屏蔽阱区215覆盖下漂移区210。n型导电性的上漂移区220覆盖屏蔽阱区215。p型导电性的栅极阱区225覆盖上漂移区220。
下漂移区210、屏蔽阱区215、上漂移区220和栅极阱区225形成半导体堆叠。沟槽230延伸通过该半导体堆叠在下漂移区210中终止。高度掺杂的n型源区245a在栅极阱区225和侧面的上部沟道侧壁中延伸。高度掺杂的p型重本体区249在相邻的源区245a之间的栅极阱区249中延伸。
沟槽230包括衬于沟槽230的下部侧壁和底部的屏蔽介电层242(例如,包含氧化层和氮化层中的一者或二者)。将屏蔽电极235a(例如,包含掺杂或未掺杂的多晶硅)置于在沟槽230的下部。屏蔽电极235a通过屏蔽电介质242与相邻的半导体区绝缘。在一个实施方式中,屏蔽电介质242的厚度范围为
极间电介质238(例如,包含氧化物)在屏蔽电极235a上方横向延伸。栅极电介质244(例如,包含栅极氧化物)衬于上部沟槽侧壁。在一个实施方式中,栅极电介质244和IED 238具有相同的厚度。在另一实施方式中,IED 238比栅极电介质厚。将凹进式(或隐藏式,recessed)的栅电极240a(例如,包含掺杂或未掺杂的多晶硅)置于沟槽230上部的IED 238上方。顶侧的互连层248与源区245a和重本体区249电连接。背面的互连层202与衬底205a的底面电连接。在一个实施方式中,顶侧和背面的互连层248,202包含金属。
可以看到,屏蔽栅FET 200的结构在许多方面都与传统的屏蔽栅FET相同,除了在相邻于屏蔽电极235a的漂移区中嵌入了额外的阱区215。由于阱区215与屏蔽电极235a临近,因此这里的阱区215被称为“屏蔽阱区”,并且由于阱区225与栅电极240a临近,因此这里的阱区225被称为“栅极阱区”。屏蔽阱区215横向延伸台面区(mesa region)的全部宽度并邻接两个相邻沟槽的侧壁,从而将漂移区分为上漂移区220和下漂移区210。
在操作过程中,随着源区245a和漏区205a相对于合适的电压偏置,在将合适的正电压施加到每个栅电极240a和屏蔽电极235a后,沿着沟槽侧壁在栅极阱区225和屏蔽阱区215中分别形成沟道244和217。因此,在源区245a和漏区205a之间通过栅极阱区227、上漂移区220、屏蔽阱区215和下漂移区210形成电流通路。通过将屏蔽阱区215嵌入到与屏蔽电极235a直接相邻的漂移区中,实际上在漏区和源区之间形成了串联的两个晶体管。在图2B的等效电路图中有更清楚的描述。在图2B中,上方晶体管260的栅极端240b、下方晶体管270的屏蔽端235b、源极端245b、和漏极端205b分别对应于图2A中的栅电极240a、屏蔽电极235a、源区245a和漏区205a。
图3A-图3C是图2A中双沟道屏蔽栅FET的3个示例性变形的截面图。图3A中的FET 300a与图2A中的FET 200类似,除了将两个屏蔽阱区315a1,315a2而不是将一个屏蔽阱区嵌入到漂移区中。屏蔽阱区315a1,315a2均与屏蔽电极335a直接相邻,因此,当向屏蔽电极335a施加正电压使FET 300导通时,在每一个屏蔽阱区315a和315a2中形成沟道。因此,当FET 300a导通时,沿着每个沟槽侧壁总共形成三个沟道317a1,317a2,327。注意到,两个屏蔽阱区315a1、315a2将漂移区分为三个区:上漂移区320a、中漂移区313a、和下低漂移区310。
图3B中的FET 300b与图3A中的FET 300a相似,除了将两个屏蔽电极335b1,335b2而不是将一个屏蔽电极放置在沟槽330b中。每个屏蔽电极335b1和335b2具有相应的屏蔽阱区315b1和与之相邻的315b2。因此,为了在每个屏蔽阱区315b1和315b2中形成沟道,需要分别向每个屏蔽电极335b1和335b2施加合适的正电压。当屏蔽电极335b1和335b2显示为彼此绝缘时,它们能够在一个方向上延伸成为一块并且向上延伸和延伸到它们在其中能够电连接在一起的沟槽之外(While shield electrodes 335b1 and 335b2 areshown being insulated form one another,they can be extended in adimension into the page and routed up and out of the trench where theycan be electrically tied together)。可替代地,屏蔽电极335b1,335b2能够连接于两个不同的电压源。
图3C中的FET 300C与图2C中的FET 300b相似,除了将总共四个屏蔽阱区315c11,315c12,315c21,315c22嵌入到漂移区中,其中两个屏蔽阱区对应于两个屏蔽电极335c1,335c2中的一个。从而当将合适的正电压施加于3个电极340、335c2和335c1中的每一个以使FET 300C导通时,总共形成5个沟道317c11、317c12、317c21、317c22、327。从图3A-图3C的各种示例中可以看出,屏蔽电极和屏蔽阱区的各种组合和交换是可行的,并且本发明不限于这里所示出和描述的特定组合方式。
接下来,将描述与图2A相似的用于形成FET结构的两种示例性方法。对于本领域技术人员来说,通过阅读说明内容以修改这些方法从而得到图3A-图3C的FET结构变化或者屏蔽阱区和屏蔽电极的其他改变和组合是显而易见的。
图4A-图4E是根据本发明的一种示例性实施方式的用于形成双沟道屏蔽栅沟槽FET的方法的各阶段的截面图。在图4A中,利用公知技术在半导体衬底405上方形成外延区410a。外延区410a和半导体衬底405可掺杂有n型掺杂剂,例如砷或磷。在一个实施方式中,半导体衬底405的掺杂浓度范围为1×1019-1×1021cm-3,外延区410a的掺杂浓度范围为1×1018-1×1019cm-3。
在图4B中,利用公知的硅蚀刻技术在外延区410a中形成沟槽430。在一种可替代的实施方式中,对沟槽430进行较深的蚀刻以在衬底405中终止。在图4C中,使用常规技术形成沟槽430中的各种区和层。使用诸如氮化硅的化学气相沉积(CVD)、CVD氧化物、或硅的热氧化等公知技术形成衬于沟槽430的下部侧壁和底部的屏蔽电介质442(例如,包含氧化层和氮化层中的一者或二者)。通过使用诸如常规的多晶硅沉积和凹蚀技术在每个沟槽430的下部中形成屏蔽电极435(例如,包含掺杂或未掺杂的多晶硅)。
例如,利用例如常规的热氧化和/或氧化物沉积技术在屏蔽电极435上方形成IED 438(例如,包含热氧化物和/或沉积的氧化物)。可利用公知的热氧化方法形成衬于上部沟槽侧壁的栅极电介质444(例如,包含氧化物)。可利用该例如常规的多晶硅沉积和蚀凹方法在IED 438上方形成凹进的栅电极440。其中IED 438比栅极电介质444厚,在一种可替代的实施方式中,它们可同时形成并具有相同的厚度。如果在沟槽430中形成额外的屏蔽电极(如图3B和图3C所示),可将用于形成屏蔽电极和IED的上述工艺步骤重复所需的次数。
在图4D中,根据公知的技术通过注入和驱入p型掺杂剂以在外延层410a中形成第一p型阱区425(栅极阱区)。在一个实施方式中,栅极阱区425可掺杂有掺杂剂,例如浓度范围为1×1016-1×1018cm-3的硼。然后利用已知的技术进行p型掺杂剂的高能量注入,以形成深于与屏蔽电极435直接相邻的外延层410a的第二p型阱区415(屏蔽阱区)。在一个实施方式中,屏蔽阱区415可以掺杂有掺杂剂,例如浓度范围为1×1016-1×1018cm-3的硼。
需要仔细选择屏蔽阱区415的注入参数,以确保在处理完成时,屏蔽阱区415与屏蔽电极435适当地对齐,从而当屏蔽电极435在导通状态下偏置时能够在其中形成沟道。在每个沟槽中形成多个屏蔽电极的实施方式中,可实施具有不同注入能量的多次屏蔽阱注入以形成多个屏蔽阱区,其中每个屏蔽阱区与相应的屏蔽电极直接相临。注意到,用于形成屏蔽阱区415的注入是在栅极阱区425的注入之后进行的,这是为了避免在驱入(drive-in)栅极阱区425的过程中屏蔽阱区415发生向外扩散(或逸出,out-diffusion)。然而,当小心控制注入和驱入过程时,两次注入的顺序可以颠倒。
在图4E中,执行常规的源极注入以形成侧向延伸通过栅极阱区425的上部并邻接沟槽430的高度掺杂的n型区。因此,在处理过程中不需要注入掩膜层,至少是在芯片的有源区中。在一个实施方式中,在三次注入之前在栅电极440上方形成介电层。
利用公知的方法形成在栅电极440上方延伸并横向覆盖台面区相邻沟槽430的介电帽446(例如,包含BPSG)。因此,介电帽446在相邻沟槽之间的台面区的中部上方形成开口。实施常规的硅蚀刻以通过由介电帽446形成的开口形成n型区中的凹进部分。该凹进部分延伸至n型区的底表面下方并延伸至栅极阱区425中。因此,该凹进部分将n型区分成两个区域,从而形成源区445。
实施常规的重本体注入以通过该凹进部在本体区425中形成重本体区449。然后利用已知技术在该结构上方形成顶侧互连层448。顶侧互连层448延伸进入凹进部,与源区445和重本体区449电接触。在晶片的背面形成背面互连层402以与衬底405电接触。注意,在封闭单元(closed cell)或开放单元(open cell)构造中,图4E中的单元结构在芯片中通常多次重复。
图5A-图5F描述了根据本发明另一示例性实施方式的形成双沟道屏蔽栅沟槽FET的可替换方法。在图5A中,类似于图4A,利用公知技术在衬底505上方形成n型外延层510a。在图5B中,通过在n型外延层510a上方形成p型外延层或者通过将p型掺杂剂注入到n型外延层510a中以形成p型屏蔽阱区515,从而使外延层510a的上层转变为p型。屏蔽阱区515可以覆有一薄层掺杂有砷的外延层(未示出),以在随后的加热周期中防止屏蔽阱区514中的掺杂剂向上扩散(up-diffusion)。
在图5C中,通过在屏蔽阱区510a上方形成n型外延层以形成n型漂移区520。在图5D中,利用常规技术形成延伸通过各种半导体层并在最底部的漂移区510b中终止的沟槽530。可替代地,沟槽530可以向更深处延伸以在衬底505中终止。在图5E中,可以类似于图4C中所描述的方式在沟槽530中形成屏蔽介电层442、屏蔽电极435、IED 438、栅极电介质444、和栅电极440,因此就不再进行描述。
接着,通过将p型掺杂剂注入到n型漂移区520中以形成p型栅极阱区525,从而使漂移区520的上层转变为p型。在图5F中,可以类似于图4E中所描述的方式形成介电帽546、源区545、重本体区549、顶侧互连层548和背面互连层502,因此就不再进行描述。
根据本发明的实施方式,沟槽中的一个或多个屏蔽电极可以多种不同的方式偏置。例如,一个或多个屏蔽电极可偏置为恒定的正电压、可连接到栅电极(从而屏蔽电极和栅电极可以一起开关)、或可连接到独立于栅电压的开关电压。用于偏置一个或多个屏蔽电极的方法可由外部提供或者由内部产生,例如,由可获得的电压提供。在屏蔽电极的偏置与栅电极偏置无关的实施方式中,可在优化FET的各种结构和电学特性方面获得一些灵活性。
在栅电极在20V(导通)和0V(断开)之间进行切换的一个实施方式中,屏蔽电极在20V(导通)和10V(断开)之间进行切换。这将横跨IED 238(图2A)的最大电压限制为10V,从而允许形成相对薄的IED。该实施方式的仿真结果表明Rdson有45%的提高,BVdss为大约30V,并且实质上低的栅电荷Qg。在栅电极240a在20V(导通)和0V(断开)之间进行切换的另一实施方式中,屏蔽电极235a在导通和断开状态都偏置为20V。该实施方式的仿真结果表明Rdson有25%的提高,BVdss为大约30V,和实质上低的Qg。
因此,将期望的操作电压施加于栅电极240a和屏蔽电极235a以确定IED 238的厚度和质量。在横跨IED 238(图2A)的电压差较小的实施方式中,可形成薄的IED 238,这能够有利地形成薄的上漂移区220,从而获得较低的Rdson。通过沿着每个沟槽侧壁形成第二沟道可进一步降低Rdson。参照图6-图9的仿真结果可更全面地描述本发明的各种实施方式的这些和其他优点和特点。
图6是示出了沿着双沟道屏蔽栅FET 600的深度描述电场分布的仿真结果图。如图所示,两个电场的峰值分别出现在对应于由每个阱区625和615以及它们下面的漂移区620和604所形成的pn结的位置617和627处。相反,在诸如图1中的FET 100的传统单沟道屏蔽栅FET中,在阱区104和其下面的漂移区之间的pn结处仅出现一个峰值。因此,双沟道FET结构600有利地增加了电场曲线下方的区域,这使晶体管的击穿电压增加。可以看到,在漂移区中嵌入额外的屏蔽阱区后,电场分布中会出现另外的峰值,从而使晶体管的击穿电压进一步增加。击穿电压的提高能够使漂移区604和620的掺杂浓度增加,从而降低Rdson。也就是说,对于与现有技术的FET相同的击穿电压,能够获得更高的Rdson。
图7是示出了描述对于每个传统屏蔽栅FET(标记为“对照”的曲线610)和双沟道栅FET(标记为“改进”的曲线720)的漏电流对漏电压的仿真结果。可以容易地观察到,通过双沟道屏蔽栅FET实现了漏电流的显著增加。
在传统的屏蔽栅FET中,微量掺杂的漂移区中的耗尽电荷对Qgd有很大的贡献。然而,在根据本发明的多沟道屏蔽栅FET中,由于多个漂移区中的正电荷被其相邻的多个阱区中的负电荷补偿,因此漂移区中电荷对Qgd的影响会显著减小。图8是示出了每个传统的屏蔽栅FET(曲线810)对双沟道屏蔽栅FET(曲线820)的栅-漏电荷Qgd对屏蔽电极的电压的仿真结果图。施加于屏蔽电极235a(图2A)的偏置电压的变化范围是约6-20V,并测量Qgd。很明显,通过双沟道屏蔽栅FET可实现栅-漏极电容Cgd的显著下降(在低屏蔽偏置时下降约40%)。
图9是示出了每个传统的屏蔽栅FET(曲线910)和双沟道屏蔽栅FET(曲线920)的漏-源极穿电压BVdss的另一个仿真结果图。可以看到,通过双沟道屏蔽栅FET可实现BVdss的显著增加。这在调整沟槽中各介电层的厚度以改善FET的其他特性方面提供了另外的灵活性。
多阱屏蔽栅FET的另一个特性是改善的UIS和突发击穿特性。多个阱区导致形成多个背靠背连接的pn二极管,其功能类似于公知的多环齐纳结构,从而提供优异的UIS和突发击穿特性。
因此,正如所看到的,通过对制造工艺进行相对较小的改变(例如,增加屏蔽阱注入),根据本发明实施方式的多沟道屏蔽栅FET提高了晶体管的各种性能特性,并不对其他特性产生影响。如上文所述,能够实现包括低Rdson、低栅电荷、高BVdss、以及改善的提高的UIS和突发击穿特性。
虽然上文中提供了本发明的各种实施方式的完整说明,但是可以进行许多替换、修改和等同替代。例如,在本发明的各实施方式中已描述的n-沟道屏蔽栅MOSFET,但是本发明不局限于这样的FET。例如,可以仅通过转换各种半导体区的导电类型来形成本文中示出和描述的各种屏蔽栅MOSFET的p沟道对应物(counterpart)。又例如,可以仅通过转换衬底的导电类型来形成本文中描述的MOSFET的n-沟道IGBT对应物,以及仅通过转换除衬底之外的各种半导体区的导电类型来形成p-沟道IGBT对应物。此外,尽管在示例性实施方式一般使用注入的方式以形成掺杂区,本领域技术人员会认识到用于形成掺杂区的其他方式(诸如扩散)可以替换或与本文中描述的注入步骤相结合。因此,上文的描述不应被用于限制本发明的范围,本发明范围由所附的权利要求所限定。
Claims (28)
1.一种场效应晶体管(FET),包含:
延伸进入半导体区的一对沟槽;
第一屏蔽电极,位于每个沟槽的下部中;
栅电极,位于每个沟槽的上部中,所述栅电极位于所述屏蔽电极上方但通过极间电介质与所述屏蔽电极绝缘;和
第一导电类型的第一阱区和第二阱区,其在所述沟槽对之间的所述半导体区中横向延伸,所述第一阱区和第二阱区邻接所述沟槽对的侧壁,所述第一阱区和第二阱区通过第二导电类型的第一漂移区垂直地彼此间隔,
其中,所述栅电极和所述第一屏蔽电极相对于所述第一阱区和第二阱区设置,以使得当所述FET在导通状态下偏置时,在所述第一阱区和第二阱区的每一个中形成沟道。
2.根据权利要求1所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区和第二阱区的每个沟槽侧壁的部分形成两个分离的沟道。
3.根据权利要求1所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
4.根据权利要求1所述的FET,进一步包含:
屏蔽电介质,衬于每个沟槽的下部侧壁和底部;
栅极电介质,衬于每个沟槽的上部侧壁;
所述第二导电类型的源区,位于每个沟槽的上部侧壁的侧面;和
所述第一导电类型的重本体区,其在所述第一阱区中延伸。
5.根据权利要求1所述的FET,其中,所述第一阱区位于所述第二阱区的上方,所述FET进一步包含在所述沟槽对之间的半导体区中横向延伸的第一导电类型的第三阱区,所述第三阱区邻接所述沟槽对的侧壁,所述第三阱区通过所述第二导电类型的第二漂移区与所述第二阱区垂直地隔开。
6.根据权利要求5所述的FET,其中,所述栅电极和所述第一屏蔽电极相对于所述第一阱区、第二阱区和第三阱区设置,以使得当所述FET在导通状态下偏置时,在所述第一阱区、第二阱区和第三阱区的每一个中形成沟道。
7.根据权利要求5所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区、第二阱区和第三阱区的每个沟槽侧壁的部分形成三个分离的沟道。
8.根据权利要求5所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区和第三阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
9.根据权利要求1所述的FET,其中,所述第一阱区位于第二阱区的上方,所述FET进一步包含:
所述第一导电类型的第三阱区,其在所述沟槽对之间的所述半导体区中横向延伸,所述第三阱区邻接所述沟槽对的侧壁,所述第三阱区通过所述第二导电类型的第二漂移区与所述第二阱区垂直地隔开;和
所述沟槽中的第二屏蔽电极,其位于所述第一屏蔽电极的下方,所述第一屏蔽电极和第二屏蔽电极彼此绝缘。
10.根据权利要求9所述的FET,其中,所述栅电极、所述第一屏蔽电极和所述第二屏蔽电极相对于所述第一阱区、第二阱区和第三阱区设置,以使得当所述FET在导通状态下偏置时,在所述第一阱区、第二阱区和第三阱区的每一个中形成沟道。
11.根据权利要求9所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区、第二阱区和第三阱区的每个沟槽侧壁的部分形成三个分离的沟道。
12.根据权利要求9所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,所述第二阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻,并且所述第三阱区与每个沟槽中的所述第二屏蔽电极横向地直接相邻。
13.一种场效应晶体管(FET),包含:
堆叠,所述堆叠从上至下包括第一导电类型的第一阱区、第二导电类型的第一漂移区、第一导电类型的第二阱区、和第二导电类型的第二漂移区,所述堆叠在两个沟槽之间横向延伸并邻接两个沟槽的侧壁,每个沟槽具有从上至下包括通过极间电介质彼此绝缘的栅电极和第一屏蔽电极的堆叠,
其中,所述栅电极和所述第一屏蔽电极相对于所述第一阱区和第二阱区设置,从而当所述FET在导通状态下偏置时,在所述第一阱区和第二阱区的每一个中形成沟道。
14.根据权利要求13所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区和第二阱区的每个沟槽侧壁的部分形成两个分离的沟道。
15.根据权利要求13所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
16.根据权利要求13所述的FET,进一步包含:
屏蔽电介质,衬于每个沟槽的下部侧壁和底部;
栅极电介质,衬于每个沟槽的上部侧壁;
所述第二导电类型的源区,位于每个沟槽的上部侧壁的侧面;和
所述第一导电类型的重本体区,其在所述第一阱区中延伸。
17.根据权利要求13所述的FET,进一步包含所述第一导电类型的第三阱区,所述第三阱区在两个所述沟槽之间横向延伸并邻接两个所述沟槽,所述第三阱区在所述第二漂移区下方延伸。
18.根据权利要求17所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区、第二阱区和第三阱区的每个沟槽侧壁的部分形成三个分离的沟道。
19.根据权利要求17所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区和第三阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
20.根据权利要求13所述的FET,进一步包含:
所述第一导电类型的第三阱区,其在两个所述沟槽之间横向延伸并邻接两个所述沟槽,所述第三阱区在所述第二漂移区的下方延伸;和
第二屏蔽电极,位于所述第一屏蔽电极下方的沟槽中,所述第一屏蔽电极和第二屏蔽电极彼此绝缘。
21.根据权利要求20所述的FET,其中,当所述FET在导通状态下偏置时,沿着邻接所述第一阱区、第二阱区和第三阱区的每个沟槽侧壁的部分形成三个分离的沟道。
22.根据权利要求20所述的FET,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,所述第二阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻,并且所述第三阱区与每个沟槽中的所述第二屏蔽电极横向地直接相邻。
23.一种形成场效应晶体管(FET)的方法,该方法包括:
形成延伸进入第一导电类型的半导体区的一对沟槽;
在每个沟槽的下部中形成屏蔽电极;
在每个沟槽的上部中形成栅电极,所述栅电极位于所述屏蔽电极上方并与所述屏蔽电极绝缘;和
在所述沟槽对之间的所述半导体区中形成第二导电类型的第一阱区和第二阱区,以使得所述第一阱区和第二阱区垂直地彼此间隔,并且横向地邻接所述沟槽对的侧壁,
其中,所述栅电极和所述第一屏蔽电极相对于所述第一阱区和第二阱区设置,从而当所述FET在导通状态下偏置时,在第一阱区和第二阱区的每一个中形成沟道。
24.根据权利要求23所述的方法,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
25.根据权利要求23所述的方法,进一步包括:
形成衬于每个沟槽的下部侧壁和底部的屏蔽电介质;
形成衬于每个沟槽的上部侧壁的栅极电介质;
形成位于每个沟槽的上部侧壁侧面的所述第二导电类型的源区;和
形成在所述第一阱区中延伸的所述第一导电类型的重本体区。
26.根据权利要求23所述的方法,其中,所述第一阱区在所述第二阱区上方延伸,并且第一阱区在所述第二阱区之前形成。
27.根据权利要求26所述的方法,其中,所述第一阱区在所述第二阱区上方延伸,所述方法进一步包括:
在所述沟槽对之间的所述半导体区中形成所述第一导电类型的第三阱区,所述第三阱区邻接所述沟槽对的侧壁,并且所述第三阱区与第二阱区垂直地隔开。
28.根据权利要求27所述的方法,其中,所述第一阱区与每个沟槽中的所述栅电极横向地直接相邻,并且所述第二阱区和第三阱区与每个沟槽中的所述第一屏蔽电极横向地直接相邻。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/964,283 | 2007-12-26 | ||
US11/964,283 US7772668B2 (en) | 2007-12-26 | 2007-12-26 | Shielded gate trench FET with multiple channels |
PCT/US2008/086854 WO2009085701A1 (en) | 2007-12-26 | 2008-12-15 | Structure and method for forming shielded gate trench fet with multiple channels |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101971304A true CN101971304A (zh) | 2011-02-09 |
CN101971304B CN101971304B (zh) | 2012-10-10 |
Family
ID=40797072
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008801227424A Active CN101971304B (zh) | 2007-12-26 | 2008-12-15 | 用于形成具有多个沟道的屏蔽栅沟槽fet的结构和方法 |
Country Status (4)
Country | Link |
---|---|
US (3) | US7772668B2 (zh) |
CN (1) | CN101971304B (zh) |
TW (1) | TWI509798B (zh) |
WO (1) | WO2009085701A1 (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103258846A (zh) * | 2012-02-20 | 2013-08-21 | 台湾积体电路制造股份有限公司 | 双栅极横向mosfet |
US9224853B2 (en) | 2007-12-26 | 2015-12-29 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
CN106298932A (zh) * | 2015-06-23 | 2017-01-04 | 万国半导体股份有限公司 | 横向超级结mosfet器件及端接结构 |
CN107978632A (zh) * | 2017-11-30 | 2018-05-01 | 电子科技大学 | 多沟道的横向高压器件 |
CN108496251A (zh) * | 2016-01-22 | 2018-09-04 | 新日铁住金株式会社 | 微小开关及使用其的电子设备 |
CN111354797A (zh) * | 2020-03-12 | 2020-06-30 | 上海华虹宏力半导体制造有限公司 | 射频器件及其形成方法 |
CN112701159A (zh) * | 2020-12-30 | 2021-04-23 | 东南大学 | 一种多沟道沟槽绝缘栅双极型晶体管及其制造方法 |
CN116053139A (zh) * | 2023-01-09 | 2023-05-02 | 深圳吉华微特电子有限公司 | 一种沟槽型双栅结构半导体器件制造方法 |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005041358B4 (de) | 2005-08-31 | 2012-01-19 | Infineon Technologies Austria Ag | Feldplatten-Trenchtransistor sowie Verfahren zu dessen Herstellung |
US7544571B2 (en) * | 2006-09-20 | 2009-06-09 | Fairchild Semiconductor Corporation | Trench gate FET with self-aligned features |
US7932536B2 (en) * | 2007-03-09 | 2011-04-26 | Diodes Incorporated | Power rectifiers and method of making same |
US20100013009A1 (en) * | 2007-12-14 | 2010-01-21 | James Pan | Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance |
US9620614B2 (en) * | 2007-12-31 | 2017-04-11 | Alpha And Omega Semiconductor Incorporated | Sawtooth electric field drift region structure for power semiconductor devices |
US8558275B2 (en) * | 2007-12-31 | 2013-10-15 | Alpha And Omega Semiconductor Ltd | Sawtooth electric field drift region structure for power semiconductor devices |
US8101996B2 (en) * | 2008-04-15 | 2012-01-24 | Fairchild Semiconductor Corporation | Three-dimensional semiconductor device structures and methods |
US7893488B2 (en) * | 2008-08-20 | 2011-02-22 | Alpha & Omega Semiconductor, Inc. | Charged balanced devices with shielded gate trench |
KR101584097B1 (ko) * | 2009-03-23 | 2016-01-12 | 삼성전자주식회사 | 매립 게이트 전극의 형성방법 |
KR101565750B1 (ko) | 2009-04-10 | 2015-11-05 | 삼성전자 주식회사 | 고감도 이미지 센서 |
JP2012064849A (ja) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | 半導体装置 |
CN102074585B (zh) * | 2010-10-22 | 2012-07-04 | 友达光电股份有限公司 | 薄膜晶体管与显示面板 |
TW201240016A (en) * | 2011-03-25 | 2012-10-01 | Taiwan Semiconductor Co Ltd | Manufacturing method of semiconductor substrate |
US8803205B2 (en) * | 2011-05-31 | 2014-08-12 | Infineon Technologies Austria Ag | Transistor with controllable compensation regions |
US8698229B2 (en) * | 2011-05-31 | 2014-04-15 | Infineon Technologies Austria Ag | Transistor with controllable compensation regions |
US8928100B2 (en) | 2011-06-24 | 2015-01-06 | International Business Machines Corporation | Spin transfer torque cell for magnetic random access memory |
US9048214B2 (en) * | 2012-08-21 | 2015-06-02 | Semiconductor Components Industries, Llc | Bidirectional field effect transistor and method |
CN103199104B (zh) * | 2013-03-05 | 2016-04-27 | 矽力杰半导体技术(杭州)有限公司 | 一种晶圆结构以及应用其的功率器件 |
CN103151371A (zh) | 2013-03-05 | 2013-06-12 | 矽力杰半导体技术(杭州)有限公司 | 一种晶圆结构以及应用其的功率器件 |
US9178027B1 (en) | 2014-08-12 | 2015-11-03 | Freescale Semiconductor, Inc. | Bidirectional trench FET with gate-based resurf |
US9627328B2 (en) * | 2014-10-09 | 2017-04-18 | Infineon Technologies Americas Corp. | Semiconductor structure having integrated snubber resistance |
US9450045B1 (en) | 2015-06-23 | 2016-09-20 | Alpha And Omega Semiconductor Incorporated | Method for forming lateral super-junction structure |
US10186573B2 (en) * | 2015-09-14 | 2019-01-22 | Maxpower Semiconductor, Inc. | Lateral power MOSFET with non-horizontal RESURF structure |
JP6472776B2 (ja) | 2016-02-01 | 2019-02-20 | 富士電機株式会社 | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 |
US10276681B2 (en) | 2016-02-29 | 2019-04-30 | Infineon Technologies Austria Ag | Double gate transistor device and method of operating |
US10530360B2 (en) * | 2016-02-29 | 2020-01-07 | Infineon Technologies Austria Ag | Double gate transistor device and method of operating |
CN106847880B (zh) * | 2017-01-23 | 2019-11-26 | 矽力杰半导体技术(杭州)有限公司 | 一种半导体器件及其制备方法 |
TWI663725B (zh) * | 2017-04-26 | 2019-06-21 | 國立清華大學 | 溝槽式閘極功率金氧半場效電晶體之結構 |
CN107170801B (zh) * | 2017-06-08 | 2019-08-02 | 电子科技大学 | 一种提高雪崩耐量的屏蔽栅vdmos器件 |
US10644102B2 (en) | 2017-12-28 | 2020-05-05 | Alpha And Omega Semiconductor (Cayman) Ltd. | SGT superjunction MOSFET structure |
US10777661B2 (en) | 2018-03-01 | 2020-09-15 | Ipower Semiconductor | Method of manufacturing shielded gate trench MOSFET devices |
US11251297B2 (en) | 2018-03-01 | 2022-02-15 | Ipower Semiconductor | Shielded gate trench MOSFET devices |
CN111727491B (zh) | 2018-03-01 | 2022-06-07 | 艾鲍尔半导体 | 自对准沟槽mosfet的结构和方法 |
CN111937123A (zh) * | 2018-03-26 | 2020-11-13 | 日产自动车株式会社 | 半导体装置及其制造方法 |
EP3624201B1 (en) * | 2018-09-17 | 2022-11-02 | Infineon Technologies Austria AG | Transistor device |
JP7279394B2 (ja) * | 2019-02-15 | 2023-05-23 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
CN113519054B (zh) * | 2019-03-01 | 2024-03-26 | 艾鲍尔半导体 | 制造屏蔽栅极沟槽mosfet装置的方法 |
CN110047759A (zh) * | 2019-04-28 | 2019-07-23 | 矽力杰半导体技术(杭州)有限公司 | 沟槽型mosfet器件制造方法 |
US10892320B2 (en) * | 2019-04-30 | 2021-01-12 | Vanguard International Semiconductor Corporation | Semiconductor devices having stacked trench gate electrodes overlapping a well region |
CN110896026A (zh) | 2019-11-22 | 2020-03-20 | 矽力杰半导体技术(杭州)有限公司 | 沟槽型mosfet结构及其制造方法 |
CN111129152B (zh) * | 2019-12-17 | 2023-09-26 | 杭州芯迈半导体技术有限公司 | 沟槽mosfet结构及其制造方法 |
US11469313B2 (en) | 2020-01-16 | 2022-10-11 | Ipower Semiconductor | Self-aligned trench MOSFET and IGBT structures and methods of fabrication |
CN113299750A (zh) * | 2020-02-21 | 2021-08-24 | 苏州东微半导体股份有限公司 | 半导体功率器件 |
CN111554746B (zh) | 2020-04-23 | 2022-09-16 | 杭州芯迈半导体技术有限公司 | 碳化硅mosfet器件及其制造方法 |
Family Cites Families (370)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3404295A (en) | 1964-11-30 | 1968-10-01 | Motorola Inc | High frequency and voltage transistor with added region for punch-through protection |
US3412297A (en) | 1965-12-16 | 1968-11-19 | United Aircraft Corp | Mos field-effect transistor with a onemicron vertical channel |
US3497777A (en) | 1967-06-13 | 1970-02-24 | Stanislas Teszner | Multichannel field-effect semi-conductor device |
US3564356A (en) | 1968-10-24 | 1971-02-16 | Tektronix Inc | High voltage integrated circuit transistor |
US3660697A (en) | 1970-02-16 | 1972-05-02 | Bell Telephone Labor Inc | Monolithic semiconductor apparatus adapted for sequential charge transfer |
US4003072A (en) | 1972-04-20 | 1977-01-11 | Sony Corporation | Semiconductor device with high voltage breakdown resistance |
US4190853A (en) * | 1974-07-15 | 1980-02-26 | Hutson Jearld L | Multilayer semiconductor switching devices |
US4011105A (en) | 1975-09-15 | 1977-03-08 | Mos Technology, Inc. | Field inversion control for n-channel device integrated circuits |
US4216488A (en) * | 1978-07-31 | 1980-08-05 | Hutson Jearld L | Lateral semiconductor diac |
US4337474A (en) | 1978-08-31 | 1982-06-29 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US4638344A (en) | 1979-10-09 | 1987-01-20 | Cardwell Jr Walter T | Junction field-effect transistor controlled by merged depletion regions |
US4698653A (en) | 1979-10-09 | 1987-10-06 | Cardwell Jr Walter T | Semiconductor devices controlled by depletion regions |
JPS5658267A (en) | 1979-10-17 | 1981-05-21 | Nippon Telegr & Teleph Corp <Ntt> | Insulated gate type field-effect transistor |
US4345265A (en) | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
US4868624A (en) | 1980-05-09 | 1989-09-19 | Regents Of The University Of Minnesota | Channel collector transistor |
US4300150A (en) | 1980-06-16 | 1981-11-10 | North American Philips Corporation | Lateral double-diffused MOS transistor device |
US4326332A (en) | 1980-07-28 | 1982-04-27 | International Business Machines Corp. | Method of making a high density V-MOS memory array |
DE3070786D1 (en) | 1980-11-12 | 1985-07-25 | Ibm Deutschland | Electrically switchable read-only memory |
US4324038A (en) | 1980-11-24 | 1982-04-13 | Bell Telephone Laboratories, Incorporated | Method of fabricating MOS field effect transistors |
US4969028A (en) | 1980-12-02 | 1990-11-06 | General Electric Company | Gate enhanced rectifier |
GB2089119A (en) | 1980-12-10 | 1982-06-16 | Philips Electronic Associated | High voltage semiconductor devices |
US4974059A (en) | 1982-12-21 | 1990-11-27 | International Rectifier Corporation | Semiconductor high-power mosfet device |
JPS6016420A (ja) | 1983-07-08 | 1985-01-28 | Mitsubishi Electric Corp | 選択的エピタキシヤル成長方法 |
US4639761A (en) | 1983-12-16 | 1987-01-27 | North American Philips Corporation | Combined bipolar-field effect transistor resurf devices |
US4568958A (en) | 1984-01-03 | 1986-02-04 | General Electric Company | Inversion-mode insulated-gate gallium arsenide field-effect transistors |
FR2566179B1 (fr) | 1984-06-14 | 1986-08-22 | Commissariat Energie Atomique | Procede d'autopositionnement d'un oxyde de champ localise par rapport a une tranchee d'isolement |
US5208657A (en) | 1984-08-31 | 1993-05-04 | Texas Instruments Incorporated | DRAM Cell with trench capacitor and vertical channel in substrate |
US4824793A (en) | 1984-09-27 | 1989-04-25 | Texas Instruments Incorporated | Method of making DRAM cell with trench capacitor |
US4673962A (en) | 1985-03-21 | 1987-06-16 | Texas Instruments Incorporated | Vertical DRAM cell and method |
US4774556A (en) | 1985-07-25 | 1988-09-27 | Nippondenso Co., Ltd. | Non-volatile semiconductor memory device |
JPS6269562A (ja) | 1985-09-20 | 1987-03-30 | Mitsubishi Electric Corp | 電界効果トランジスタ装置およびその製造方法 |
US5262336A (en) | 1986-03-21 | 1993-11-16 | Advanced Power Technology, Inc. | IGBT process to produce platinum lifetime control |
US5034785A (en) | 1986-03-24 | 1991-07-23 | Siliconix Incorporated | Planar vertical channel DMOS structure |
US4767722A (en) | 1986-03-24 | 1988-08-30 | Siliconix Incorporated | Method for making planar vertical channel DMOS structures |
US4716126A (en) | 1986-06-05 | 1987-12-29 | Siliconix Incorporated | Fabrication of double diffused metal oxide semiconductor transistor |
US5607511A (en) | 1992-02-21 | 1997-03-04 | International Business Machines Corporation | Method and apparatus for low temperature, low pressure chemical vapor deposition of epitaxial silicon layers |
US4746630A (en) | 1986-09-17 | 1988-05-24 | Hewlett-Packard Company | Method for producing recessed field oxide with improved sidewall characteristics |
US4941026A (en) | 1986-12-05 | 1990-07-10 | General Electric Company | Semiconductor devices exhibiting minimum on-resistance |
JP2577330B2 (ja) | 1986-12-11 | 1997-01-29 | 新技術事業団 | 両面ゲ−ト静電誘導サイリスタの製造方法 |
JPS63171856A (ja) | 1987-01-09 | 1988-07-15 | Hitachi Ltd | 耐熱鋼 |
JPS63186475A (ja) | 1987-01-29 | 1988-08-02 | Nissan Motor Co Ltd | 電導度変調形mosfet |
US5105243A (en) | 1987-02-26 | 1992-04-14 | Kabushiki Kaisha Toshiba | Conductivity-modulation metal oxide field effect transistor with single gate structure |
US4821095A (en) | 1987-03-12 | 1989-04-11 | General Electric Company | Insulated gate semiconductor device with extra short grid and method of fabrication |
US5035312A (en) | 1987-03-25 | 1991-07-30 | Kabushiki Kaisha Komatsu Seisakusho | Apparatus for controlling hydraulic pressure for clutch |
US4745079A (en) | 1987-03-30 | 1988-05-17 | Motorola, Inc. | Method for fabricating MOS transistors having gates with different work functions |
US4801986A (en) | 1987-04-03 | 1989-01-31 | General Electric Company | Vertical double diffused metal oxide semiconductor VDMOS device with increased safe operating area and method |
US4823176A (en) | 1987-04-03 | 1989-04-18 | General Electric Company | Vertical double diffused metal oxide semiconductor (VDMOS) device including high voltage junction exhibiting increased safe operating area |
JPH0620102B2 (ja) | 1987-05-20 | 1994-03-16 | 株式会社東芝 | 半導体装置及びその製造方法 |
JPS6422051A (en) | 1987-07-17 | 1989-01-25 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
US5164325A (en) | 1987-10-08 | 1992-11-17 | Siliconix Incorporated | Method of making a vertical current flow field effect transistor |
US4893160A (en) | 1987-11-13 | 1990-01-09 | Siliconix Incorporated | Method for increasing the performance of trenched devices and the resulting structure |
US4914058A (en) | 1987-12-29 | 1990-04-03 | Siliconix Incorporated | Grooved DMOS process with varying gate dielectric thickness |
JP2647884B2 (ja) | 1988-01-27 | 1997-08-27 | 株式会社日立製作所 | 半導体装置の製造方法 |
EP0332822A1 (de) | 1988-02-22 | 1989-09-20 | Asea Brown Boveri Ag | Feldeffektgesteuertes, bipolares Leistungshalbleiter-Bauelement sowie Verfahren zu seiner Herstellung |
US4967245A (en) | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
US5283201A (en) | 1988-05-17 | 1994-02-01 | Advanced Power Technology, Inc. | High density power device fabrication process |
KR0173111B1 (ko) | 1988-06-02 | 1999-02-01 | 야마무라 가쯔미 | 트렌치 게이트 mos fet |
US4961100A (en) | 1988-06-20 | 1990-10-02 | General Electric Company | Bidirectional field effect semiconductor device and circuit |
JPH0216763A (ja) | 1988-07-05 | 1990-01-19 | Toshiba Corp | 半導体装置の製造方法 |
US4853345A (en) | 1988-08-22 | 1989-08-01 | Delco Electronics Corporation | Process for manufacture of a vertical DMOS transistor |
US5268311A (en) | 1988-09-01 | 1993-12-07 | International Business Machines Corporation | Method for forming a thin dielectric layer on a substrate |
US5156989A (en) | 1988-11-08 | 1992-10-20 | Siliconix, Incorporated | Complementary, isolated DMOS IC technology |
US5346834A (en) | 1988-11-21 | 1994-09-13 | Hitachi, Ltd. | Method for manufacturing a semiconductor device and a semiconductor memory device |
US5072266A (en) | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5111253A (en) | 1989-05-09 | 1992-05-05 | General Electric Company | Multicellular FET having a Schottky diode merged therewith |
US4992390A (en) | 1989-07-06 | 1991-02-12 | General Electric Company | Trench gate structure with thick bottom oxide |
DE69034136T2 (de) | 1989-08-31 | 2005-01-20 | Denso Corp., Kariya | Bipolarer transistor mit isolierter steuerelektrode |
US5248894A (en) | 1989-10-03 | 1993-09-28 | Harris Corporation | Self-aligned channel stop for trench-isolated island |
US5134448A (en) | 1990-01-29 | 1992-07-28 | Motorola, Inc. | MOSFET with substrate source contact |
US5242845A (en) | 1990-06-13 | 1993-09-07 | Kabushiki Kaisha Toshiba | Method of production of vertical MOS transistor |
US5071782A (en) | 1990-06-28 | 1991-12-10 | Texas Instruments Incorporated | Vertical memory cell array and method of fabrication |
US5079608A (en) | 1990-11-06 | 1992-01-07 | Harris Corporation | Power MOSFET transistor circuit with active clamp |
EP0487022B1 (en) | 1990-11-23 | 1997-04-23 | Texas Instruments Incorporated | A method of simultaneously fabricating an insulated gate-field-effect transistor and a bipolar transistor |
US5065273A (en) | 1990-12-04 | 1991-11-12 | International Business Machines Corporation | High capacity DRAM trench capacitor and methods of fabricating same |
US5684320A (en) | 1991-01-09 | 1997-11-04 | Fujitsu Limited | Semiconductor device having transistor pair |
US5168331A (en) | 1991-01-31 | 1992-12-01 | Siliconix Incorporated | Power metal-oxide-semiconductor field effect transistor |
JP2825004B2 (ja) | 1991-02-08 | 1998-11-18 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 側壁電荷結合撮像素子及びその製造方法 |
JP3110064B2 (ja) * | 1991-03-06 | 2000-11-20 | 生化学工業株式会社 | 新規ヘパリチナーゼ、その製造法及びその生産菌 |
CN1019720B (zh) | 1991-03-19 | 1992-12-30 | 电子科技大学 | 半导体功率器件 |
US5164802A (en) | 1991-03-20 | 1992-11-17 | Harris Corporation | Power vdmosfet with schottky on lightly doped drain of lateral driver fet |
US5250450A (en) | 1991-04-08 | 1993-10-05 | Micron Technology, Inc. | Insulated-gate vertical field-effect transistor with high current drive and minimum overlap capacitance |
JP2603886B2 (ja) | 1991-05-09 | 1997-04-23 | 日本電信電話株式会社 | 薄層soi型絶縁ゲート型電界効果トランジスタの製造方法 |
US5219793A (en) | 1991-06-03 | 1993-06-15 | Motorola Inc. | Method for forming pitch independent contacts and a semiconductor device having the same |
KR940006702B1 (ko) | 1991-06-14 | 1994-07-25 | 금성일렉트론 주식회사 | 모스패트의 제조방법 |
JP2570022B2 (ja) | 1991-09-20 | 1997-01-08 | 株式会社日立製作所 | 定電圧ダイオード及びそれを用いた電力変換装置並びに定電圧ダイオードの製造方法 |
JPH0613627A (ja) | 1991-10-08 | 1994-01-21 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
US5300452A (en) | 1991-12-18 | 1994-04-05 | U.S. Philips Corporation | Method of manufacturing an optoelectronic semiconductor device |
US5366914A (en) | 1992-01-29 | 1994-11-22 | Nec Corporation | Vertical power MOSFET structure having reduced cell area |
JP3103655B2 (ja) | 1992-02-07 | 2000-10-30 | 新電元工業株式会社 | 半導体装置 |
US5315142A (en) | 1992-03-23 | 1994-05-24 | International Business Machines Corporation | High performance trench EEPROM cell |
JP2904635B2 (ja) | 1992-03-30 | 1999-06-14 | 株式会社東芝 | 半導体装置およびその製造方法 |
US5554862A (en) | 1992-03-31 | 1996-09-10 | Kabushiki Kaisha Toshiba | Power semiconductor device |
JPH06196723A (ja) | 1992-04-28 | 1994-07-15 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
US5640034A (en) | 1992-05-18 | 1997-06-17 | Texas Instruments Incorporated | Top-drain trench based resurf DMOS transistor structure |
US5233215A (en) | 1992-06-08 | 1993-08-03 | North Carolina State University At Raleigh | Silicon carbide power MOSFET with floating field ring and floating field plate |
US5430324A (en) | 1992-07-23 | 1995-07-04 | Siliconix, Incorporated | High voltage transistor having edge termination utilizing trench technology |
US5558313A (en) * | 1992-07-24 | 1996-09-24 | Siliconix Inorporated | Trench field effect transistor with reduced punch-through susceptibility and low RDSon |
US5910669A (en) | 1992-07-24 | 1999-06-08 | Siliconix Incorporated | Field effect Trench transistor having lightly doped epitaxial region on the surface portion thereof |
US5281548A (en) | 1992-07-28 | 1994-01-25 | Micron Technology, Inc. | Plug-based floating gate memory |
US5294824A (en) * | 1992-07-31 | 1994-03-15 | Motorola, Inc. | High voltage transistor having reduced on-resistance |
GB9216599D0 (en) | 1992-08-05 | 1992-09-16 | Philips Electronics Uk Ltd | A semiconductor device comprising a vertical insulated gate field effect device and a method of manufacturing such a device |
US5300447A (en) | 1992-09-29 | 1994-04-05 | Texas Instruments Incorporated | Method of manufacturing a minimum scaled transistor |
JPH06163907A (ja) | 1992-11-20 | 1994-06-10 | Hitachi Ltd | 電圧駆動型半導体装置 |
US5275965A (en) | 1992-11-25 | 1994-01-04 | Micron Semiconductor, Inc. | Trench isolation using gated sidewalls |
US5326711A (en) | 1993-01-04 | 1994-07-05 | Texas Instruments Incorporated | High performance high voltage vertical transistor and method of fabrication |
DE4300806C1 (de) | 1993-01-14 | 1993-12-23 | Siemens Ag | Verfahren zur Herstellung von vertikalen MOS-Transistoren |
US5418376A (en) | 1993-03-02 | 1995-05-23 | Toyo Denki Seizo Kabushiki Kaisha | Static induction semiconductor device with a distributed main electrode structure and static induction semiconductor device with a static induction main electrode shorted structure |
US5341011A (en) | 1993-03-15 | 1994-08-23 | Siliconix Incorporated | Short channel trenched DMOS transistor |
DE4309764C2 (de) | 1993-03-25 | 1997-01-30 | Siemens Ag | Leistungs-MOSFET |
KR960012585B1 (en) | 1993-06-25 | 1996-09-23 | Samsung Electronics Co Ltd | Transistor structure and the method for manufacturing the same |
US5371396A (en) | 1993-07-02 | 1994-12-06 | Thunderbird Technologies, Inc. | Field effect transistor having polycrystalline silicon gate junction |
US5365102A (en) | 1993-07-06 | 1994-11-15 | North Carolina State University | Schottky barrier rectifier with MOS trench |
BE1007283A3 (nl) | 1993-07-12 | 1995-05-09 | Philips Electronics Nv | Halfgeleiderinrichting met een most voorzien van een extended draingebied voor hoge spanningen. |
JPH07122749A (ja) | 1993-09-01 | 1995-05-12 | Toshiba Corp | 半導体装置及びその製造方法 |
JP3400846B2 (ja) | 1994-01-20 | 2003-04-28 | 三菱電機株式会社 | トレンチ構造を有する半導体装置およびその製造方法 |
US5429977A (en) | 1994-03-11 | 1995-07-04 | Industrial Technology Research Institute | Method for forming a vertical transistor with a stacked capacitor DRAM cell |
US5434435A (en) | 1994-05-04 | 1995-07-18 | North Carolina State University | Trench gate lateral MOSFET |
DE4417150C2 (de) | 1994-05-17 | 1996-03-14 | Siemens Ag | Verfahren zur Herstellung einer Anordnung mit selbstverstärkenden dynamischen MOS-Transistorspeicherzellen |
US5454435A (en) | 1994-05-25 | 1995-10-03 | Reinhardt; Lisa | Device for facilitating insertion of a beach umbrella in sand |
US5405794A (en) | 1994-06-14 | 1995-04-11 | Philips Electronics North America Corporation | Method of producing VDMOS device of increased power density |
US5424231A (en) | 1994-08-09 | 1995-06-13 | United Microelectronics Corp. | Method for manufacturing a VDMOS transistor |
US5583368A (en) | 1994-08-11 | 1996-12-10 | International Business Machines Corporation | Stacked devices |
DE69525003T2 (de) | 1994-08-15 | 2003-10-09 | Siliconix Inc | Verfahren zum Herstellen eines DMOS-Transistors mit Grabenstruktur unter Verwendung von sieben Masken |
US5581100A (en) | 1994-08-30 | 1996-12-03 | International Rectifier Corporation | Trench depletion MOSFET |
US5583065A (en) | 1994-11-23 | 1996-12-10 | Sony Corporation | Method of making a MOS semiconductor device |
US5674766A (en) | 1994-12-30 | 1997-10-07 | Siliconix Incorporated | Method of making a trench MOSFET with multi-resistivity drain to provide low on-resistance by varying dopant concentration in epitaxial layer |
US5597765A (en) * | 1995-01-10 | 1997-01-28 | Siliconix Incorporated | Method for making termination structure for power MOSFET |
JPH08204179A (ja) | 1995-01-26 | 1996-08-09 | Fuji Electric Co Ltd | 炭化ケイ素トレンチmosfet |
US5670803A (en) | 1995-02-08 | 1997-09-23 | International Business Machines Corporation | Three-dimensional SRAM trench structure and fabrication method therefor |
JP3325736B2 (ja) | 1995-02-09 | 2002-09-17 | 三菱電機株式会社 | 絶縁ゲート型半導体装置 |
EP0726603B1 (en) | 1995-02-10 | 1999-04-21 | SILICONIX Incorporated | Trenched field effect transistor with PN depletion barrier |
JP3291957B2 (ja) | 1995-02-17 | 2002-06-17 | 富士電機株式会社 | 縦型トレンチmisfetおよびその製造方法 |
US5595927A (en) | 1995-03-17 | 1997-01-21 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for making self-aligned source/drain mask ROM memory cell using trench etched channel |
US5592005A (en) | 1995-03-31 | 1997-01-07 | Siliconix Incorporated | Punch-through field effect transistor |
US5554552A (en) | 1995-04-03 | 1996-09-10 | Taiwan Semiconductor Manufacturing Company | PN junction floating gate EEPROM, flash EPROM device and method of manufacture thereof |
US5744372A (en) | 1995-04-12 | 1998-04-28 | National Semiconductor Corporation | Fabrication of complementary field-effect transistors each having multi-part channel |
JPH08306914A (ja) | 1995-04-27 | 1996-11-22 | Nippondenso Co Ltd | 半導体装置およびその製造方法 |
US5567634A (en) | 1995-05-01 | 1996-10-22 | National Semiconductor Corporation | Method of fabricating self-aligned contact trench DMOS transistors |
US6049108A (en) | 1995-06-02 | 2000-04-11 | Siliconix Incorporated | Trench-gated MOSFET with bidirectional voltage clamping |
US5648670A (en) | 1995-06-07 | 1997-07-15 | Sgs-Thomson Microelectronics, Inc. | Trench MOS-gated device with a minimum number of masks |
US5629543A (en) | 1995-08-21 | 1997-05-13 | Siliconix Incorporated | Trenched DMOS transistor with buried layer for reduced on-resistance and ruggedness |
US5689128A (en) | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
FR2738394B1 (fr) | 1995-09-06 | 1998-06-26 | Nippon Denso Co | Dispositif a semi-conducteur en carbure de silicium, et son procede de fabrication |
US5705409A (en) | 1995-09-28 | 1998-01-06 | Motorola Inc. | Method for forming trench transistor structure |
US5879971A (en) | 1995-09-28 | 1999-03-09 | Motorola Inc. | Trench random access memory cell and method of formation |
US5616945A (en) | 1995-10-13 | 1997-04-01 | Siliconix Incorporated | Multiple gated MOSFET for use in DC-DC converter |
US5973367A (en) | 1995-10-13 | 1999-10-26 | Siliconix Incorporated | Multiple gated MOSFET for use in DC-DC converter |
US5949124A (en) | 1995-10-31 | 1999-09-07 | Motorola, Inc. | Edge termination structure |
US6037632A (en) | 1995-11-06 | 2000-03-14 | Kabushiki Kaisha Toshiba | Semiconductor device |
KR0159075B1 (ko) | 1995-11-11 | 1998-12-01 | 김광호 | 트렌치 dmos장치 및 그의 제조방법 |
US5780343A (en) | 1995-12-20 | 1998-07-14 | National Semiconductor Corporation | Method of producing high quality silicon surface for selective epitaxial growth of silicon |
US5637898A (en) | 1995-12-22 | 1997-06-10 | North Carolina State University | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
US6724040B2 (en) * | 1996-01-22 | 2004-04-20 | Fuji Electric Co., Ltd. | Semiconductor device |
GB2309336B (en) | 1996-01-22 | 2001-05-23 | Fuji Electric Co Ltd | Semiconductor device |
US6184555B1 (en) | 1996-02-05 | 2001-02-06 | Siemens Aktiengesellschaft | Field effect-controlled semiconductor component |
US5763915A (en) * | 1996-02-27 | 1998-06-09 | Magemos Corporation | DMOS transistors having trenched gate oxide |
US6084268A (en) | 1996-03-05 | 2000-07-04 | Semiconductor Components Industries, Llc | Power MOSFET device having low on-resistance and method |
US5821583A (en) | 1996-03-06 | 1998-10-13 | Siliconix Incorporated | Trenched DMOS transistor with lightly doped tub |
US5814858A (en) | 1996-03-15 | 1998-09-29 | Siliconix Incorporated | Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer |
DE19611045C1 (de) | 1996-03-20 | 1997-05-22 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
DE69630944D1 (de) | 1996-03-29 | 2004-01-15 | St Microelectronics Srl | Hochspannungsfester MOS-Transistor und Verfahren zur Herstellung |
US5895951A (en) | 1996-04-05 | 1999-04-20 | Megamos Corporation | MOSFET structure and fabrication process implemented by forming deep and narrow doping regions through doping trenches |
US5770878A (en) | 1996-04-10 | 1998-06-23 | Harris Corporation | Trench MOS gate device |
US5767004A (en) | 1996-04-22 | 1998-06-16 | Chartered Semiconductor Manufacturing, Ltd. | Method for forming a low impurity diffusion polysilicon layer |
US5719409A (en) | 1996-06-06 | 1998-02-17 | Cree Research, Inc. | Silicon carbide metal-insulator semiconductor field effect transistor |
AU3724197A (en) | 1996-07-19 | 1998-02-10 | Siliconix Incorporated | High density trench dmos transistor with trench bottom implant |
US5808340A (en) | 1996-09-18 | 1998-09-15 | Advanced Micro Devices, Inc. | Short channel self aligned VMOS field effect transistor |
JP2891205B2 (ja) | 1996-10-21 | 1999-05-17 | 日本電気株式会社 | 半導体集積回路の製造方法 |
US5972741A (en) | 1996-10-31 | 1999-10-26 | Sanyo Electric Co., Ltd. | Method of manufacturing semiconductor device |
US6207994B1 (en) | 1996-11-05 | 2001-03-27 | Power Integrations, Inc. | High-voltage transistor with multi-layer conduction region |
US6168983B1 (en) | 1996-11-05 | 2001-01-02 | Power Integrations, Inc. | Method of making a high-voltage transistor with multiple lateral conduction layers |
KR100233832B1 (ko) | 1996-12-14 | 1999-12-01 | 정선종 | 반도체 소자의 트랜지스터 및 그 제조방법 |
US6011298A (en) | 1996-12-31 | 2000-01-04 | Stmicroelectronics, Inc. | High voltage termination with buried field-shaping region |
JPH10256550A (ja) | 1997-01-09 | 1998-09-25 | Toshiba Corp | 半導体装置 |
KR100218260B1 (ko) | 1997-01-14 | 1999-09-01 | 김덕중 | 트랜치 게이트형 모스트랜지스터의 제조방법 |
JP3938964B2 (ja) | 1997-02-10 | 2007-06-27 | 三菱電機株式会社 | 高耐圧半導体装置およびその製造方法 |
US5877528A (en) | 1997-03-03 | 1999-03-02 | Megamos Corporation | Structure to provide effective channel-stop in termination areas for trenched power transistors |
US6057558A (en) | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
KR100225409B1 (ko) | 1997-03-27 | 1999-10-15 | 김덕중 | 트렌치 디-모오스 및 그의 제조 방법 |
US6163052A (en) | 1997-04-04 | 2000-12-19 | Advanced Micro Devices, Inc. | Trench-gated vertical combination JFET and MOSFET devices |
US5879994A (en) | 1997-04-15 | 1999-03-09 | National Semiconductor Corporation | Self-aligned method of fabricating terrace gate DMOS transistor |
US6281547B1 (en) | 1997-05-08 | 2001-08-28 | Megamos Corporation | Power transistor cells provided with reliable trenched source contacts connected to narrower source manufactured without a source mask |
JPH113936A (ja) | 1997-06-13 | 1999-01-06 | Nec Corp | 半導体装置の製造方法 |
JP3618517B2 (ja) | 1997-06-18 | 2005-02-09 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
US6096608A (en) | 1997-06-30 | 2000-08-01 | Siliconix Incorporated | Bidirectional trench gated power mosfet with submerged body bus extending underneath gate trench |
US6037628A (en) | 1997-06-30 | 2000-03-14 | Intersil Corporation | Semiconductor structures with trench contacts |
US6110799A (en) | 1997-06-30 | 2000-08-29 | Intersil Corporation | Trench contact process |
US5907776A (en) | 1997-07-11 | 1999-05-25 | Magepower Semiconductor Corp. | Method of forming a semiconductor structure having reduced threshold voltage and high punch-through tolerance |
DE19731495C2 (de) | 1997-07-22 | 1999-05-20 | Siemens Ag | Durch Feldeffekt steuerbarer Bipolartransistor und Verfahren zu seiner Herstellung |
US6239463B1 (en) | 1997-08-28 | 2001-05-29 | Siliconix Incorporated | Low resistance power MOSFET or other device containing silicon-germanium layer |
JP3502531B2 (ja) | 1997-08-28 | 2004-03-02 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
DE19740195C2 (de) | 1997-09-12 | 1999-12-02 | Siemens Ag | Halbleiterbauelement mit Metall-Halbleiterübergang mit niedrigem Sperrstrom |
DE19743342C2 (de) | 1997-09-30 | 2002-02-28 | Infineon Technologies Ag | Feldeffekttransistor hoher Packungsdichte und Verfahren zu seiner Herstellung |
US5776813A (en) | 1997-10-06 | 1998-07-07 | Industrial Technology Research Institute | Process to manufacture a vertical gate-enhanced bipolar transistor |
KR100249505B1 (ko) | 1997-10-28 | 2000-03-15 | 정선종 | 수평형 이중 확산 전력 소자의 제조 방법 |
US6337499B1 (en) | 1997-11-03 | 2002-01-08 | Infineon Technologies Ag | Semiconductor component |
US6005271A (en) | 1997-11-05 | 1999-12-21 | Magepower Semiconductor Corp. | Semiconductor cell array with high packing density |
US5943581A (en) | 1997-11-05 | 1999-08-24 | Vanguard International Semiconductor Corporation | Method of fabricating a buried reservoir capacitor structure for high-density dynamic random access memory (DRAM) circuits |
GB9723468D0 (en) | 1997-11-07 | 1998-01-07 | Zetex Plc | Method of semiconductor device fabrication |
US6081009A (en) | 1997-11-10 | 2000-06-27 | Intersil Corporation | High voltage mosfet structure |
US6429481B1 (en) | 1997-11-14 | 2002-08-06 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US6426260B1 (en) | 1997-12-02 | 2002-07-30 | Magepower Semiconductor Corp. | Switching speed improvement in DMO by implanting lightly doped region under gate |
US6297531B2 (en) | 1998-01-05 | 2001-10-02 | International Business Machines Corporation | High performance, low power vertical integrated CMOS devices |
JPH11204782A (ja) | 1998-01-08 | 1999-07-30 | Toshiba Corp | 半導体装置およびその製造方法 |
EP1050908B1 (en) | 1998-01-22 | 2016-01-20 | Mitsubishi Denki Kabushiki Kaisha | Insulating gate type bipolar semiconductor device |
US5900663A (en) | 1998-02-07 | 1999-05-04 | Xemod, Inc. | Quasi-mesh gate structure for lateral RF MOS devices |
US5949104A (en) | 1998-02-07 | 1999-09-07 | Xemod, Inc. | Source connection structure for lateral RF MOS devices |
GB9826291D0 (en) | 1998-12-02 | 1999-01-20 | Koninkl Philips Electronics Nv | Field-effect semi-conductor devices |
DE19808348C1 (de) | 1998-02-27 | 1999-06-24 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
US5897343A (en) | 1998-03-30 | 1999-04-27 | Motorola, Inc. | Method of making a power switching trench MOSFET having aligned source regions |
WO1999053550A1 (de) | 1998-04-08 | 1999-10-21 | Siemens Aktiengesellschaft | Hochvolt-randabschluss für planarstrukturen |
US5945724A (en) | 1998-04-09 | 1999-08-31 | Micron Technology, Inc. | Trench isolation region for semiconductor device |
US6137152A (en) | 1998-04-22 | 2000-10-24 | Texas Instruments - Acer Incorporated | Planarized deep-shallow trench isolation for CMOS/bipolar devices |
US6150697A (en) | 1998-04-30 | 2000-11-21 | Denso Corporation | Semiconductor apparatus having high withstand voltage |
US6303969B1 (en) | 1998-05-01 | 2001-10-16 | Allen Tan | Schottky diode with dielectric trench |
US6063678A (en) | 1998-05-04 | 2000-05-16 | Xemod, Inc. | Fabrication of lateral RF MOS devices with enhanced RF properties |
US6048772A (en) | 1998-05-04 | 2000-04-11 | Xemod, Inc. | Method for fabricating a lateral RF MOS device with an non-diffusion source-backside connection |
DE19820223C1 (de) | 1998-05-06 | 1999-11-04 | Siemens Ag | Verfahren zum Herstellen einer Epitaxieschicht mit lateral veränderlicher Dotierung |
US6104054A (en) | 1998-05-13 | 2000-08-15 | Texas Instruments Incorporated | Space-efficient layout method to reduce the effect of substrate capacitance in dielectrically isolated process technologies |
US6545297B1 (en) * | 1998-05-13 | 2003-04-08 | Micron Technology, Inc. | High density vertical SRAM cell using bipolar latchup induced by gated diode breakdown |
US6015727A (en) | 1998-06-08 | 2000-01-18 | Wanlass; Frank M. | Damascene formation of borderless contact MOS transistors |
US6064088A (en) | 1998-06-15 | 2000-05-16 | Xemod, Inc. | RF power MOSFET device with extended linear region of transconductance characteristic at low drain current |
DE19828191C1 (de) | 1998-06-24 | 1999-07-29 | Siemens Ag | Lateral-Hochspannungstransistor |
KR100372103B1 (ko) | 1998-06-30 | 2003-03-31 | 주식회사 하이닉스반도체 | 반도체소자의소자분리방법 |
US6156611A (en) | 1998-07-20 | 2000-12-05 | Motorola, Inc. | Method of fabricating vertical FET with sidewall gate electrode |
KR100363530B1 (ko) | 1998-07-23 | 2002-12-05 | 미쓰비시덴키 가부시키가이샤 | 반도체 장치 및 그 제조 방법 |
JP4253374B2 (ja) | 1998-07-24 | 2009-04-08 | 千住金属工業株式会社 | プリント基板のはんだ付け方法および噴流はんだ槽 |
JP3988262B2 (ja) | 1998-07-24 | 2007-10-10 | 富士電機デバイステクノロジー株式会社 | 縦型超接合半導体素子およびその製造方法 |
DE19839970C2 (de) | 1998-09-02 | 2000-11-02 | Siemens Ag | Randstruktur und Driftbereich für ein Halbleiterbauelement sowie Verfahren zu ihrer Herstellung |
DE19841754A1 (de) | 1998-09-11 | 2000-03-30 | Siemens Ag | Schalttransistor mit reduzierten Schaltverlusten |
JP3382163B2 (ja) | 1998-10-07 | 2003-03-04 | 株式会社東芝 | 電力用半導体装置 |
US7462910B1 (en) | 1998-10-14 | 2008-12-09 | International Rectifier Corporation | P-channel trench MOSFET structure |
DE19848828C2 (de) | 1998-10-22 | 2001-09-13 | Infineon Technologies Ag | Halbleiterbauelement mit kleiner Durchlaßspannung und hoher Sperrfähigkeit |
US6621121B2 (en) * | 1998-10-26 | 2003-09-16 | Silicon Semiconductor Corporation | Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes |
US5998833A (en) | 1998-10-26 | 1999-12-07 | North Carolina State University | Power semiconductor devices having improved high frequency switching and breakdown characteristics |
US6545316B1 (en) | 2000-06-23 | 2003-04-08 | Silicon Wireless Corporation | MOSFET devices having linear transfer characteristics when operating in velocity saturation mode and methods of forming and operating same |
US6194741B1 (en) | 1998-11-03 | 2001-02-27 | International Rectifier Corp. | MOSgated trench type power semiconductor with silicon carbide substrate and increased gate breakdown voltage and reduced on-resistance |
JP3951522B2 (ja) | 1998-11-11 | 2007-08-01 | 富士電機デバイステクノロジー株式会社 | 超接合半導体素子 |
JP3799888B2 (ja) | 1998-11-12 | 2006-07-19 | 富士電機デバイステクノロジー株式会社 | 超接合半導体素子およびその製造方法 |
US6291856B1 (en) | 1998-11-12 | 2001-09-18 | Fuji Electric Co., Ltd. | Semiconductor device with alternating conductivity type layer and method of manufacturing the same |
US6156606A (en) | 1998-11-17 | 2000-12-05 | Siemens Aktiengesellschaft | Method of forming a trench capacitor using a rutile dielectric material |
JP2000156978A (ja) | 1998-11-17 | 2000-06-06 | Fuji Electric Co Ltd | ソフトスイッチング回路 |
US6084264A (en) | 1998-11-25 | 2000-07-04 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics |
DE19854915C2 (de) | 1998-11-27 | 2002-09-05 | Infineon Technologies Ag | MOS-Feldeffekttransistor mit Hilfselektrode |
GB9826041D0 (en) | 1998-11-28 | 1999-01-20 | Koninkl Philips Electronics Nv | Trench-gate semiconductor devices and their manufacture |
US6452230B1 (en) | 1998-12-23 | 2002-09-17 | International Rectifier Corporation | High voltage mosgated device with trenches to reduce on-resistance |
EP1151478B1 (de) * | 1999-01-11 | 2002-08-28 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Mos-leistungsbauelement und verfahren zum herstellen desselben |
US6222229B1 (en) | 1999-02-18 | 2001-04-24 | Cree, Inc. | Self-aligned shield structure for realizing high frequency power MOSFET devices with improved reliability |
US6351018B1 (en) | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US6204097B1 (en) | 1999-03-01 | 2001-03-20 | Semiconductor Components Industries, Llc | Semiconductor device and method of manufacture |
JP3857462B2 (ja) * | 1999-03-19 | 2006-12-13 | 株式会社東芝 | 交流スイッチ回路 |
JP3751463B2 (ja) | 1999-03-23 | 2006-03-01 | 株式会社東芝 | 高耐圧半導体素子 |
DE19913375B4 (de) | 1999-03-24 | 2009-03-26 | Infineon Technologies Ag | Verfahren zur Herstellung einer MOS-Transistorstruktur |
JP3417336B2 (ja) | 1999-03-25 | 2003-06-16 | 関西日本電気株式会社 | 絶縁ゲート型半導体装置およびその製造方法 |
US6188105B1 (en) | 1999-04-01 | 2001-02-13 | Intersil Corporation | High density MOS-gated power device and process for forming same |
US6413822B2 (en) * | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
TW425701B (en) | 1999-04-27 | 2001-03-11 | Taiwan Semiconductor Mfg | Manufacturing method of stack-type capacitor |
WO2000068997A1 (en) | 1999-05-06 | 2000-11-16 | C.P. Clare Corporation | Mosfet with field reducing trenches in body region |
WO2000068998A1 (en) | 1999-05-06 | 2000-11-16 | C.P. Clare Corporation | High voltage mosfet structures |
US6313482B1 (en) | 1999-05-17 | 2001-11-06 | North Carolina State University | Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein |
US6198127B1 (en) | 1999-05-19 | 2001-03-06 | Intersil Corporation | MOS-gated power device having extended trench and doping zone and process for forming same |
US6433385B1 (en) | 1999-05-19 | 2002-08-13 | Fairchild Semiconductor Corporation | MOS-gated power device having segmented trench and extended doping zone and process for forming same |
US6291298B1 (en) | 1999-05-25 | 2001-09-18 | Advanced Analogic Technologies, Inc. | Process of manufacturing Trench gate semiconductor device having gate oxide layer with multiple thicknesses |
US6191447B1 (en) | 1999-05-28 | 2001-02-20 | Micro-Ohm Corporation | Power semiconductor devices that utilize tapered trench-based insulating regions to improve electric field profiles in highly doped drift region mesas and methods of forming same |
DE69938541D1 (de) | 1999-06-03 | 2008-05-29 | St Microelectronics Srl | Leistungshalbleiteranordnung mit einer Randabschlussstruktur mit einem Spannungsteiler |
EP1192640A2 (en) | 1999-06-03 | 2002-04-03 | GENERAL SEMICONDUCTOR, Inc. | Power mosfet and method of making the same |
WO2001001484A2 (de) | 1999-06-25 | 2001-01-04 | Infineon Technologies Ag | Trench-mos-transistor |
JP3851744B2 (ja) | 1999-06-28 | 2006-11-29 | 株式会社東芝 | 半導体装置の製造方法 |
US6274905B1 (en) | 1999-06-30 | 2001-08-14 | Fairchild Semiconductor Corporation | Trench structure substantially filled with high-conductivity material |
GB9916370D0 (en) | 1999-07-14 | 1999-09-15 | Koninkl Philips Electronics Nv | Manufacture of semiconductor devices and material |
GB9916520D0 (en) | 1999-07-15 | 1999-09-15 | Koninkl Philips Electronics Nv | Manufacture of semiconductor devices and material |
GB9917099D0 (en) | 1999-07-22 | 1999-09-22 | Koninkl Philips Electronics Nv | Cellular trench-gate field-effect transistors |
JP3971062B2 (ja) | 1999-07-29 | 2007-09-05 | 株式会社東芝 | 高耐圧半導体装置 |
TW411553B (en) | 1999-08-04 | 2000-11-11 | Mosel Vitelic Inc | Method for forming curved oxide on bottom of trench |
JP4774580B2 (ja) | 1999-08-23 | 2011-09-14 | 富士電機株式会社 | 超接合半導体素子 |
US6077733A (en) | 1999-09-03 | 2000-06-20 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing self-aligned T-shaped gate through dual damascene |
US6566804B1 (en) | 1999-09-07 | 2003-05-20 | Motorola, Inc. | Field emission device and method of operation |
US20030060013A1 (en) | 1999-09-24 | 2003-03-27 | Bruce D. Marchant | Method of manufacturing trench field effect transistors with trenched heavy body |
US6228727B1 (en) | 1999-09-27 | 2001-05-08 | Chartered Semiconductor Manufacturing, Ltd. | Method to form shallow trench isolations with rounded corners and reduced trench oxide recess |
GB9922764D0 (en) | 1999-09-28 | 1999-11-24 | Koninkl Philips Electronics Nv | Manufacture of trench-gate semiconductor devices |
JP3507732B2 (ja) | 1999-09-30 | 2004-03-15 | 株式会社東芝 | 半導体装置 |
US6222233B1 (en) | 1999-10-04 | 2001-04-24 | Xemod, Inc. | Lateral RF MOS device with improved drain structure |
US6271552B1 (en) | 1999-10-04 | 2001-08-07 | Xemod, Inc | Lateral RF MOS device with improved breakdown voltage |
US6103619A (en) | 1999-10-08 | 2000-08-15 | United Microelectronics Corp. | Method of forming a dual damascene structure on a semiconductor wafer |
JP4450122B2 (ja) | 1999-11-17 | 2010-04-14 | 株式会社デンソー | 炭化珪素半導体装置 |
GB9929613D0 (en) | 1999-12-15 | 2000-02-09 | Koninkl Philips Electronics Nv | Manufacture of semiconductor material and devices using that material |
US6461918B1 (en) | 1999-12-20 | 2002-10-08 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US6285060B1 (en) | 1999-12-30 | 2001-09-04 | Siliconix Incorporated | Barrier accumulation-mode MOSFET |
US6346469B1 (en) | 2000-01-03 | 2002-02-12 | Motorola, Inc. | Semiconductor device and a process for forming the semiconductor device |
JP2001192174A (ja) | 2000-01-12 | 2001-07-17 | Occ Corp | 誘導巻取り装置 |
GB0002235D0 (en) | 2000-02-02 | 2000-03-22 | Koninkl Philips Electronics Nv | Trenched schottky rectifiers |
JP4765012B2 (ja) | 2000-02-09 | 2011-09-07 | 富士電機株式会社 | 半導体装置及びその製造方法 |
US6376878B1 (en) | 2000-02-11 | 2002-04-23 | Fairchild Semiconductor Corporation | MOS-gated devices with alternating zones of conductivity |
GB0003184D0 (en) | 2000-02-12 | 2000-04-05 | Koninkl Philips Electronics Nv | A semiconductor device and a method of fabricating material for a semiconductor device |
GB0003185D0 (en) | 2000-02-12 | 2000-04-05 | Koninkl Philips Electronics Nv | An insulated gate field effect device |
US6271100B1 (en) | 2000-02-24 | 2001-08-07 | International Business Machines Corporation | Chemically enhanced anneal for removing trench stress resulting in improved bipolar yield |
JP2001244461A (ja) | 2000-02-28 | 2001-09-07 | Toyota Central Res & Dev Lab Inc | 縦型半導体装置 |
TW439176B (en) | 2000-03-17 | 2001-06-07 | United Microelectronics Corp | Manufacturing method of capacitors |
JP3636345B2 (ja) | 2000-03-17 | 2005-04-06 | 富士電機デバイステクノロジー株式会社 | 半導体素子および半導体素子の製造方法 |
WO2001071817A2 (en) | 2000-03-17 | 2001-09-27 | General Semiconductor, Inc. | Dmos transistor having a trench gate electrode and method of making the same |
GB0006957D0 (en) | 2000-03-23 | 2000-05-10 | Koninkl Philips Electronics Nv | A semiconductor device |
US6376315B1 (en) | 2000-03-31 | 2002-04-23 | General Semiconductor, Inc. | Method of forming a trench DMOS having reduced threshold voltage |
US6580123B2 (en) | 2000-04-04 | 2003-06-17 | International Rectifier Corporation | Low voltage power MOSFET device and process for its manufacture |
CN1366793A (zh) * | 2000-04-06 | 2002-08-28 | 皇家菲利浦电子有限公司 | 使用非线性共振电感器的电灯镇流器 |
JP4534303B2 (ja) | 2000-04-27 | 2010-09-01 | 富士電機システムズ株式会社 | 横型超接合半導体素子 |
JP4240752B2 (ja) | 2000-05-01 | 2009-03-18 | 富士電機デバイステクノロジー株式会社 | 半導体装置 |
US6509240B2 (en) | 2000-05-15 | 2003-01-21 | International Rectifier Corporation | Angle implant process for cellular deep trench sidewall doping |
DE10026924A1 (de) | 2000-05-30 | 2001-12-20 | Infineon Technologies Ag | Kompensationsbauelement |
US6479352B2 (en) | 2000-06-02 | 2002-11-12 | General Semiconductor, Inc. | Method of fabricating high voltage power MOSFET having low on-resistance |
US6627949B2 (en) | 2000-06-02 | 2003-09-30 | General Semiconductor, Inc. | High voltage power MOSFET having low on-resistance |
US6635534B2 (en) | 2000-06-05 | 2003-10-21 | Fairchild Semiconductor Corporation | Method of manufacturing a trench MOSFET using selective growth epitaxy |
EP1170803A3 (en) * | 2000-06-08 | 2002-10-09 | Siliconix Incorporated | Trench gate MOSFET and method of making the same |
US6472678B1 (en) | 2000-06-16 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with double-diffused body profile |
JP4984345B2 (ja) | 2000-06-21 | 2012-07-25 | 富士電機株式会社 | 半導体装置 |
US6555895B1 (en) | 2000-07-17 | 2003-04-29 | General Semiconductor, Inc. | Devices and methods for addressing optical edge effects in connection with etched trenches |
US6921939B2 (en) | 2000-07-20 | 2005-07-26 | Fairchild Semiconductor Corporation | Power MOSFET and method for forming same using a self-aligned body implant |
US6472708B1 (en) | 2000-08-31 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with structure having low gate charge |
EP1205980A1 (en) | 2000-11-07 | 2002-05-15 | Infineon Technologies AG | A method for forming a field effect transistor in a semiconductor substrate |
US6362112B1 (en) | 2000-11-08 | 2002-03-26 | Fabtech, Inc. | Single step etched moat |
US6608350B2 (en) | 2000-12-07 | 2003-08-19 | International Rectifier Corporation | High voltage vertical conduction superjunction semiconductor device |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US6677641B2 (en) * | 2001-10-17 | 2004-01-13 | Fairchild Semiconductor Corporation | Semiconductor structure with improved smaller forward voltage loss and higher blocking capability |
US6713813B2 (en) | 2001-01-30 | 2004-03-30 | Fairchild Semiconductor Corporation | Field effect transistor having a lateral depletion structure |
US6710403B2 (en) | 2002-07-30 | 2004-03-23 | Fairchild Semiconductor Corporation | Dual trench power MOSFET |
EP1363332B1 (en) | 2001-02-21 | 2016-10-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US6683346B2 (en) | 2001-03-09 | 2004-01-27 | Fairchild Semiconductor Corporation | Ultra dense trench-gated power-device with the reduced drain-source feedback capacitance and Miller charge |
KR100393201B1 (ko) | 2001-04-16 | 2003-07-31 | 페어차일드코리아반도체 주식회사 | 낮은 온 저항과 높은 브레이크다운 전압을 갖는 고전압수평형 디모스 트랜지스터 |
DE10127885B4 (de) | 2001-06-08 | 2009-09-24 | Infineon Technologies Ag | Trench-Leistungshalbleiterbauelement |
US7033876B2 (en) | 2001-07-03 | 2006-04-25 | Siliconix Incorporated | Trench MIS device having implanted drain-drift region and thick bottom oxide and process for manufacturing the same |
US6762127B2 (en) | 2001-08-23 | 2004-07-13 | Yves Pierre Boiteux | Etch process for dielectric materials comprising oxidized organo silane materials |
US6444574B1 (en) | 2001-09-06 | 2002-09-03 | Powerchip Semiconductor Corp. | Method for forming stepped contact hole for semiconductor devices |
US6555873B2 (en) | 2001-09-07 | 2003-04-29 | Power Integrations, Inc. | High-voltage lateral transistor with a multi-layered extended drain structure |
US6465304B1 (en) | 2001-10-04 | 2002-10-15 | General Semiconductor, Inc. | Method for fabricating a power semiconductor device having a floating island voltage sustaining layer |
US6657254B2 (en) | 2001-11-21 | 2003-12-02 | General Semiconductor, Inc. | Trench MOSFET device with improved on-resistance |
DE10212149B4 (de) * | 2002-03-19 | 2007-10-04 | Infineon Technologies Ag | Transistoranordnung mit Schirmelektrode außerhalb eines aktiven Zellenfeldes und reduzierter Gate-Drain-Kapazität |
TWI248136B (en) | 2002-03-19 | 2006-01-21 | Infineon Technologies Ag | Method for fabricating a transistor arrangement having trench transistor cells having a field electrode |
US7091573B2 (en) | 2002-03-19 | 2006-08-15 | Infineon Technologies Ag | Power transistor |
DE10214151B4 (de) | 2002-03-28 | 2007-04-05 | Infineon Technologies Ag | Halbleiterbauelement mit erhöhter Durchbruchspannung im Randbereich |
TW573344B (en) | 2002-05-24 | 2004-01-21 | Nanya Technology Corp | Separated gate flash memory and its manufacturing method |
US6835993B2 (en) * | 2002-08-27 | 2004-12-28 | International Rectifier Corporation | Bidirectional shallow trench superjunction device with resurf region |
US7576388B1 (en) * | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
DE10309400B4 (de) * | 2003-03-04 | 2009-07-30 | Infineon Technologies Ag | Halbleiterbauelement mit erhöhter Spannungsfestigkeit und/oder verringertem Einschaltwiderstand |
US7638841B2 (en) * | 2003-05-20 | 2009-12-29 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
DE10324754B4 (de) | 2003-05-30 | 2018-11-08 | Infineon Technologies Ag | Halbleiterbauelement |
DE10339455B3 (de) * | 2003-08-27 | 2005-05-04 | Infineon Technologies Ag | Vertikales Halbleiterbauelement mit einer eine Feldelektrode aufweisenden Driftzone und Verfahren zur Herstellung einer solchen Driftzone |
DE10350684B4 (de) * | 2003-10-30 | 2008-08-28 | Infineon Technologies Ag | Verfahren zur Herstellung einer Leistungstransistoranordnung und mit diesem Verfahren hergestellte Leistungstransistoranordnung |
US7405452B2 (en) * | 2004-02-02 | 2008-07-29 | Hamza Yilmaz | Semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics |
US6951112B2 (en) | 2004-02-10 | 2005-10-04 | General Electric Company | Methods and apparatus for assembling gas turbine engines |
GB0403934D0 (en) * | 2004-02-21 | 2004-03-24 | Koninkl Philips Electronics Nv | Trench-gate semiconductor devices and the manufacture thereof |
US7126166B2 (en) * | 2004-03-11 | 2006-10-24 | Semiconductor Components Industries, L.L.C. | High voltage lateral FET structure with improved on resistance performance |
US7183610B2 (en) * | 2004-04-30 | 2007-02-27 | Siliconix Incorporated | Super trench MOSFET including buried source electrode and method of fabricating the same |
US7268395B2 (en) * | 2004-06-04 | 2007-09-11 | International Rectifier Corporation | Deep trench super switch device |
JP4967236B2 (ja) * | 2004-08-04 | 2012-07-04 | 富士電機株式会社 | 半導体素子 |
CN102738239A (zh) * | 2005-05-26 | 2012-10-17 | 飞兆半导体公司 | 沟槽栅场效应晶体管及其制造方法 |
CN103094348B (zh) * | 2005-06-10 | 2016-08-10 | 飞兆半导体公司 | 场效应晶体管 |
TWI400757B (zh) | 2005-06-29 | 2013-07-01 | Fairchild Semiconductor | 形成遮蔽閘極場效應電晶體之方法 |
JP4939012B2 (ja) * | 2005-08-26 | 2012-05-23 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
DE102005041358B4 (de) * | 2005-08-31 | 2012-01-19 | Infineon Technologies Austria Ag | Feldplatten-Trenchtransistor sowie Verfahren zu dessen Herstellung |
DE102005041256B4 (de) * | 2005-08-31 | 2007-12-20 | Infineon Technologies Ag | Trenchtransistor |
JP2007189192A (ja) * | 2005-12-15 | 2007-07-26 | Toshiba Corp | 半導体装置 |
US7768064B2 (en) * | 2006-01-05 | 2010-08-03 | Fairchild Semiconductor Corporation | Structure and method for improving shielded gate field effect transistors |
US7633119B2 (en) * | 2006-02-17 | 2009-12-15 | Alpha & Omega Semiconductor, Ltd | Shielded gate trench (SGT) MOSFET devices and manufacturing processes |
US7446374B2 (en) * | 2006-03-24 | 2008-11-04 | Fairchild Semiconductor Corporation | High density trench FET with integrated Schottky diode and method of manufacture |
US7521773B2 (en) * | 2006-03-31 | 2009-04-21 | Fairchild Semiconductor Corporation | Power device with improved edge termination |
US7355224B2 (en) * | 2006-06-16 | 2008-04-08 | Fairchild Semiconductor Corporation | High voltage LDMOS |
US20080290405A1 (en) * | 2007-05-21 | 2008-11-27 | Chao-Cheng Lu | Power mosfet diode |
US7884390B2 (en) * | 2007-10-02 | 2011-02-08 | Fairchild Semiconductor Corporation | Structure and method of forming a topside contact to a backside terminal of a semiconductor device |
US8686493B2 (en) * | 2007-10-04 | 2014-04-01 | Fairchild Semiconductor Corporation | High density FET with integrated Schottky |
US7825465B2 (en) * | 2007-12-13 | 2010-11-02 | Fairchild Semiconductor Corporation | Structure and method for forming field effect transistor with low resistance channel region |
US7772668B2 (en) | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
-
2007
- 2007-12-26 US US11/964,283 patent/US7772668B2/en active Active
-
2008
- 2008-12-15 CN CN2008801227424A patent/CN101971304B/zh active Active
- 2008-12-15 WO PCT/US2008/086854 patent/WO2009085701A1/en active Application Filing
- 2008-12-18 TW TW097149388A patent/TWI509798B/zh active
-
2010
- 2010-06-24 US US12/823,037 patent/US20100258866A1/en not_active Abandoned
-
2012
- 2012-07-19 US US13/553,285 patent/US9224853B2/en active Active
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9224853B2 (en) | 2007-12-26 | 2015-12-29 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
CN103258846A (zh) * | 2012-02-20 | 2013-08-21 | 台湾积体电路制造股份有限公司 | 双栅极横向mosfet |
CN106298932A (zh) * | 2015-06-23 | 2017-01-04 | 万国半导体股份有限公司 | 横向超级结mosfet器件及端接结构 |
CN106298932B (zh) * | 2015-06-23 | 2019-07-05 | 万国半导体股份有限公司 | 横向超级结mosfet器件及端接结构 |
CN108496251A (zh) * | 2016-01-22 | 2018-09-04 | 新日铁住金株式会社 | 微小开关及使用其的电子设备 |
CN107978632A (zh) * | 2017-11-30 | 2018-05-01 | 电子科技大学 | 多沟道的横向高压器件 |
CN107978632B (zh) * | 2017-11-30 | 2020-06-16 | 电子科技大学 | 多沟道的横向高压器件 |
CN111354797A (zh) * | 2020-03-12 | 2020-06-30 | 上海华虹宏力半导体制造有限公司 | 射频器件及其形成方法 |
CN111354797B (zh) * | 2020-03-12 | 2023-03-10 | 上海华虹宏力半导体制造有限公司 | 射频器件及其形成方法 |
CN112701159A (zh) * | 2020-12-30 | 2021-04-23 | 东南大学 | 一种多沟道沟槽绝缘栅双极型晶体管及其制造方法 |
CN116053139A (zh) * | 2023-01-09 | 2023-05-02 | 深圳吉华微特电子有限公司 | 一种沟槽型双栅结构半导体器件制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US9224853B2 (en) | 2015-12-29 |
TW200947704A (en) | 2009-11-16 |
US20120280312A1 (en) | 2012-11-08 |
WO2009085701A1 (en) | 2009-07-09 |
US20100258866A1 (en) | 2010-10-14 |
TWI509798B (zh) | 2015-11-21 |
CN101971304B (zh) | 2012-10-10 |
US7772668B2 (en) | 2010-08-10 |
US20090166728A1 (en) | 2009-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101971304B (zh) | 用于形成具有多个沟道的屏蔽栅沟槽fet的结构和方法 | |
US9947779B2 (en) | Power MOSFET having lateral channel, vertical current path, and P-region under gate for increasing breakdown voltage | |
US8659076B2 (en) | Semiconductor device structures and related processes | |
CN101185169B (zh) | 沟栅场效应晶体管及其形成方法 | |
CN104051534B (zh) | 垂直dmos晶体管 | |
US20190115464A1 (en) | MOS-Gated Power Devices, Methods, and Integrated Circuits | |
US8080858B2 (en) | Semiconductor component having a space saving edge structure | |
TW201334188A (zh) | 溝槽底部氧化物屏蔽以及三維p-本體接觸區的奈米金氧半導體場效電晶體及其製造方法 | |
KR20120123159A (ko) | 전하 균형 전계 효과 트랜지스터 | |
KR20060040592A (ko) | 에지 종단 구조체를 갖는 반도체 장치 및 그 형성 방법 | |
CN103151376A (zh) | 沟槽-栅极resurf半导体器件及其制造方法 | |
WO2018034818A1 (en) | Power mosfet having planar channel, vertical current path, and top drain electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |