WO1999053550A1 - Hochvolt-randabschluss für planarstrukturen - Google Patents
Hochvolt-randabschluss für planarstrukturen Download PDFInfo
- Publication number
- WO1999053550A1 WO1999053550A1 PCT/DE1999/000568 DE9900568W WO9953550A1 WO 1999053550 A1 WO1999053550 A1 WO 1999053550A1 DE 9900568 W DE9900568 W DE 9900568W WO 9953550 A1 WO9953550 A1 WO 9953550A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- edge termination
- floating
- semiconductor body
- termination according
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 44
- 230000015556 catabolic process Effects 0.000 claims abstract description 11
- 230000007423 decrease Effects 0.000 claims description 7
- 239000012212 insulator Substances 0.000 claims description 7
- 230000001681 protective effect Effects 0.000 claims description 4
- 239000002800 charge carrier Substances 0.000 claims description 2
- 230000003313 weakening effect Effects 0.000 claims description 2
- 230000005669 field effect Effects 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
Definitions
- the present invention relates to a high-voltage edge termination for planar structures, with a semiconductor body of the one conduction type, on the edge region of which at least one field plate separated from it by an insulator layer is provided.
- a long-established procedure to increase the breakdown strength of the edge area of semiconductor components provides for the use of field plates.
- Other measures to increase the dielectric strength of edge structures of semiconductor components relate to the use of protective rings, which can possibly be connected to the field plates, the avoidance of pn junctions with a large curvature in order to prevent field strength peaks, etc. (cf. e.g. also EP 37 115 A).
- the present invention is also based on the object of creating a high-voltage edge termination for planar structures with which the breakdown strength of semiconductor components in their edge region can be further improved.
- This object is achieved according to the invention in a high-voltage edge termination for planar structures of the type mentioned at the outset in that floating (or potential-free) regions of the second conduction type are provided in the edge region of the semiconductor body, the spacing of which from one another is dimensioned such that even one in Breakdown voltage of the semiconductor body to the floating areas small applied voltage the zones between the floating areas are cleared.
- the floating areas which can be provided in a plurality of essentially parallel planes in an island-like or also contiguously wedge-shaped manner with a thickness that becomes narrower towards the edge, have the effect when the voltage is applied as if the edge area itself were undoped. This means that a breakthrough no longer occurs in the edge region, but rather in the middle of a semiconductor component for the first time.
- island-like regions of the second conduction type When island-like regions of the second conduction type are used, they can have an essentially identical shape, for example spherical or ellipsoidal. However, it is also possible in the same way that the floating areas are designed differently. Also, the floating areas do not need to be completely cleared out when voltage is applied; this applies in particular to voltages which are clearly below the breakdown voltage in the central region of the semiconductor component.
- the island-like floating areas can also be designed in a coherent manner. They then have the shape of a network or grid. Furthermore, the island-like areas can also extend into the central region of the semiconductor body of the semiconductor component.
- the wedge-shaped shape of the floating areas it is also possible to provide them with the same layer thickness and to have the area doping decrease in the direction of the edge from, for example, 10 12 cm -2 to 0. Such weaker doping towards the edge can also be provided for island-like floating areas. In the same way, it is also possible to have the number of the floating regions decrease towards the edge with the same or even weakening doping. It is therefore essential that the amount of doping introduced by the floating regions decreases towards the edge of the semiconductor component.
- an injector or a Schottky contact can be provided which is capable of injecting weak charge carriers of the second conduction type in order to prevent the current path from being completely stalled when the space charge zones are emptied in the switched-on state.
- the field plate provided in the insulator layer can be designed in such a way that its distance from the semiconductor body gradually or continuously increases as it approaches the edge of the semiconductor component. It is also possible to provide step-shaped field plates made of several materials and these 4 if necessary to connect with protective rings. If the one line type is the n line type, the guard rings are formed by p-type guard rings.
- the floating areas are in several planes that are essentially parallel to one another, when a voltage is applied to the semiconductor component, for example between anode and cathode in an n-conducting semiconductor body, the space charge zone in the semiconductor region between the cathode-side surface of the semiconductor body and the first level becomes first floating areas cleared. If the space charge zone reaches the floating areas, the potential remains at the value V pth then assumed. The space charge zone then forms between the first level of the floating regions and the second level. If the second level is reached by the space charge zone, the potential remains at a value of approximately 2 V pth , provided that the individual levels are essentially equally spaced from one another.
- the entire edge region is successively cleared out, so that the breakdown voltage can be increased to approximately N + 1 times the normal value determined by the doping, if it is assumed that the number of levels is given by N.
- an injector which may be present serves as a hole supplier for the discharge of the p-type floating regions in the switched-on state.
- Suitable dimensions for the floating areas are a diameter of the spherical floating areas of approximately 5 ⁇ m with a mutual spacing of likewise approximately 5 ⁇ m, the surface area 5 tion in the floating areas can be around 10 12 to 10 13 cm " '.
- FIG. 1 shows a first embodiment of the edge closure according to the invention
- FIG. 2 shows a second exemplary embodiment of the edge closure according to the invention
- FIG. 3 shows a third exemplary embodiment of the edge closure according to the invention
- Fig. 4 shows the course of field lines in a fourth
- FIG. 5 shows a fifth exemplary embodiment of the edge termination according to the invention for a super high-voltage IGBT
- FIG. 6 shows a sixth exemplary embodiment of the edge termination according to the invention for a super high-voltage IGBT
- Fig. 7 shows a seventh embodiment of the edge termination according to the invention for a high-voltage field effect transistor with injector and 8 shows an eighth exemplary embodiment of the edge termination according to the invention for a high-voltage field-effect transistor with an injector.
- a first n-type epitaxial layer 2 with a doping concentration i, a second n-type epitaxial layer 3 with a doping concentration n 2 and a third n-type epitaxial layer 4 are located in succession on an n-type semiconductor substrate 1 with a doping concentration n 0 with a doping concentration n 3 .
- island-like p-type regions 5 are embedded, the doping of which is in each case before Application of the subsequent epitaxial layer is introduced.
- These p-type regions 5 can optionally also be designed contiguously in the manner of a grid or network. In any case, these areas 5 are present in three levels in the present exemplary embodiment. 7
- the substrate 1 is connected to a cathode electrode K, to which a voltage + U is applied.
- P-type protective rings 6 are embedded in the third epitaxial layer 4, each of which is connected to field plates 7 made of polycrystalline silicon.
- the outermost field plate 7 can be at the same potential with the third epitaxial layer 4.
- a p-type anode zone 8 is connected to an anode electrode A.
- a space charge zone first forms between the surface of the semiconductor body adjoining an insulator layer 9 made of silicon dioxide, i.e. the surface of the third epitaxial layer 4 and the island-like regions 5 between the second epitaxial Layer 2 and the third epitaxial layer 4.
- V pth the potential of the island-like regions 5 of the top level remains at the value V pth .
- the space charge zone then forms between the regions 5 of the third level and the regions 5 of the second level, that is to say the regions which lie between the epitaxial layers 2 and 3. If the second level is reached, the potential remains at about 2 V ptri etc.
- the diameters of the floating regions 5 can be approximately 5 ⁇ m, while their spacing from one another in the same plane can also be 5 ⁇ m.
- the area doping of the floating areas is about 10 12 to 10 13 cm -3 . 8th
- Fig. 2 shows a similar embodiment as Fig. 1, which differs from the latter only in that only one field plate 17 is used together with a channel or channel stopper 16 which is connected to the potential of the semiconductor body.
- FIG. 3 shows an exemplary embodiment of the edge termination according to the invention with an edge 11 and wedge-shaped, floating p-conducting regions 15, which are arranged here in two planes.
- the space charge zones build up here in the same way between the individual levels, as was explained above with reference to FIG. 1.
- a cathode contact 14 can be made of aluminum and be weakly injecting in order to act as a hole supplier for the discharge of the p-type regions 15 in the switched-on state.
- a lattice-like structure of floating regions 5 can continue toward the center of the semiconductor component in the planes formed by the regions 15 (not shown in FIG. 3). The same applies to the following examples.
- the channel stopper 16, which is also provided in the embodiment 3, can optionally be omitted.
- FIG. 4 shows, as a further exemplary embodiment, an edge termination with a wedge-shaped region 15 in only one plane, the potential line profile (equi- 9 potential lines) is shown, which occurs after a voltage is applied.
- This can be a voltage value of, for example, 2000 V.
- FIG. 5 shows, as a further exemplary embodiment, a high-voltage edge termination for a super-high-voltage IGBT.
- a high-voltage edge termination for a super-high-voltage IGBT instead of the wedge-shaped p-type regions 15, floating p-type layer-like regions 25 are provided here, the doping of which decreases towards the edge 11.
- the doping of these areas 25 can decrease from an area doping of approximately 10 13 to 10 12 cm -2 from their right edge (cf. dashed line 24) to a value 0 at the edge 11.
- the layers 25 can continue towards the component side, that is to say opposite to the edge 11, as regions 5, which can optionally be connected to one another in the form of a grid.
- FIG. 5 also shows a source metallization 23, a gate electrode 22 made of polycrystalline silicon, polycrystalline silicon layers 21, n-type source regions 20 and p-type regions 19.
- a drain contact D with a p-type layer 18 is provided.
- FIG. 7 and 8 show two exemplary embodiments of the high-voltage edge termination according to the invention for a high-voltage field-effect transistor with an injector.
- These exemplary embodiments are similar to the exemplary embodiment in FIG. 3 and have an inclined field plate 17 in the insulator layer 9, wherein a channel stopper 16 can also optionally be provided.
- wedge-shaped p-type regions 15 are provided here, which merge into island-like regions 5 in the central region.
- a source contact S is connected to n-type regions 26 and p-type regions 27 and is grounded.
- a drain electrode D is connected to the semiconductor substrate 1 via an aluminum contact 14.
- a p-type injector layer 28 is also present here, which reinforces the weakly injecting injector of the exemplary embodiment in FIG. 3. If necessary, a Schottky contact can also be provided instead of the p-type layer 28. Part of the aluminum contact 14 is still covered by an insulator layer 29.
- FIG. 8 differs from the embodiment of FIG. 7 in that the insulator layer 29 is omitted here. Instead of the p-type layer 28, a Schottky contact can also be provided in the exemplary embodiment in FIG. 8.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55101699A JP2002503401A (ja) | 1998-04-08 | 1999-03-03 | プレーナ構造用の高耐圧コーナー部シール体 |
EP99917767A EP0996981A1 (de) | 1998-04-08 | 1999-03-03 | Hochvolt-randabschluss für planarstrukturen |
US09/457,225 US6376890B1 (en) | 1998-04-08 | 1999-12-08 | High-voltage edge termination for planar structures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19815851.3 | 1998-04-08 | ||
DE19815851 | 1998-04-08 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/457,225 Continuation US6376890B1 (en) | 1998-04-08 | 1999-12-08 | High-voltage edge termination for planar structures |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999053550A1 true WO1999053550A1 (de) | 1999-10-21 |
Family
ID=7864059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1999/000568 WO1999053550A1 (de) | 1998-04-08 | 1999-03-03 | Hochvolt-randabschluss für planarstrukturen |
Country Status (4)
Country | Link |
---|---|
US (1) | US6376890B1 (de) |
EP (1) | EP0996981A1 (de) |
JP (1) | JP2002503401A (de) |
WO (1) | WO1999053550A1 (de) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001018871A1 (de) * | 1999-09-07 | 2001-03-15 | Infineon Technologies Ag | Verfahren zum herstellen eines hochvolttauglichen randabschlusses bei einem nach dem prinzip der lateralen ladungskompensation vorgefertigten grundmaterialwafer |
FR2807569A1 (fr) * | 2000-04-10 | 2001-10-12 | Centre Nat Rech Scient | Perfectionnement apportes aux diodes schottky |
WO2001071810A3 (en) * | 2000-03-20 | 2002-01-03 | Koninkl Philips Electronics Nv | High voltage solid state device termination |
DE102006047489A1 (de) * | 2006-10-05 | 2008-04-10 | Infineon Technologies Austria Ag | Randabschluss für ein Halbleiterbauelement, Halbleiterbauelement und Verfahren zu seiner Herstellung |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7745289B2 (en) * | 2000-08-16 | 2010-06-29 | Fairchild Semiconductor Corporation | Method of forming a FET having ultra-low on-resistance and low gate charge |
US6696726B1 (en) * | 2000-08-16 | 2004-02-24 | Fairchild Semiconductor Corporation | Vertical MOSFET with ultra-low resistance and low gate charge |
US6916745B2 (en) * | 2003-05-20 | 2005-07-12 | Fairchild Semiconductor Corporation | Structure and method for forming a trench MOSFET having self-aligned features |
US6710403B2 (en) * | 2002-07-30 | 2004-03-23 | Fairchild Semiconductor Corporation | Dual trench power MOSFET |
US6818513B2 (en) * | 2001-01-30 | 2004-11-16 | Fairchild Semiconductor Corporation | Method of forming a field effect transistor having a lateral depletion structure |
US6803626B2 (en) | 2002-07-18 | 2004-10-12 | Fairchild Semiconductor Corporation | Vertical charge control semiconductor device |
FI120310B (fi) * | 2001-02-13 | 2009-09-15 | Valtion Teknillinen | Parannettu menetelmä erittyvien proteiinien tuottamiseksi sienissä |
DE10122846C2 (de) * | 2001-05-11 | 2003-05-22 | Infineon Technologies Ag | Halbleiterbauelement mit hochspannungstauglichem Randabschluss |
US7061066B2 (en) * | 2001-10-17 | 2006-06-13 | Fairchild Semiconductor Corporation | Schottky diode using charge balance structure |
US7576388B1 (en) | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US7033891B2 (en) * | 2002-10-03 | 2006-04-25 | Fairchild Semiconductor Corporation | Trench gate laterally diffused MOSFET devices and methods for making such devices |
US6710418B1 (en) | 2002-10-11 | 2004-03-23 | Fairchild Semiconductor Corporation | Schottky rectifier with insulation-filled trenches and method of forming the same |
US7652326B2 (en) | 2003-05-20 | 2010-01-26 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
KR100994719B1 (ko) * | 2003-11-28 | 2010-11-16 | 페어차일드코리아반도체 주식회사 | 슈퍼정션 반도체장치 |
US7368777B2 (en) | 2003-12-30 | 2008-05-06 | Fairchild Semiconductor Corporation | Accumulation device with charge balance structure and method of forming the same |
US20050199918A1 (en) * | 2004-03-15 | 2005-09-15 | Daniel Calafut | Optimized trench power MOSFET with integrated schottky diode |
US7352036B2 (en) | 2004-08-03 | 2008-04-01 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
JP2006173437A (ja) * | 2004-12-17 | 2006-06-29 | Toshiba Corp | 半導体装置 |
AT504998A2 (de) | 2005-04-06 | 2008-09-15 | Fairchild Semiconductor | Trenched-gate-feldeffekttransistoren und verfahren zum bilden derselben |
WO2006126164A2 (en) * | 2005-05-24 | 2006-11-30 | Nxp B.V. | Edge termination for semiconductor device |
US7319256B1 (en) | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
EP2208229A4 (de) | 2007-09-21 | 2011-03-16 | Fairchild Semiconductor | Superübergangsstrukturen für leistungsanordnungen und herstellungsverfahren |
US7772668B2 (en) * | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
US8108817B2 (en) | 2008-02-14 | 2012-01-31 | International Business Machines Corporation | Semiconductor structure and method of designing semiconductor structure to avoid high voltage initiated latch-up in low voltage sectors |
US8564088B2 (en) * | 2008-08-19 | 2013-10-22 | Infineon Technologies Austria Ag | Semiconductor device having variably laterally doped zone with decreasing concentration formed in an edge region |
US20120273916A1 (en) | 2011-04-27 | 2012-11-01 | Yedinak Joseph A | Superjunction Structures for Power Devices and Methods of Manufacture |
US8319290B2 (en) | 2010-06-18 | 2012-11-27 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
DE102010035296B4 (de) | 2010-08-25 | 2012-10-31 | X-Fab Semiconductor Foundries Ag | Randabschlussstruktur für Transistoren mit hohen Durchbruchspannungen |
CN102184894B (zh) * | 2011-04-22 | 2015-04-01 | 上海华虹宏力半导体制造有限公司 | 半导体器件及形成方法、vdmos晶体管及形成方法 |
US8786010B2 (en) | 2011-04-27 | 2014-07-22 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8772868B2 (en) | 2011-04-27 | 2014-07-08 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8836028B2 (en) | 2011-04-27 | 2014-09-16 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8673700B2 (en) | 2011-04-27 | 2014-03-18 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
DE102011115603B4 (de) | 2011-09-27 | 2017-08-17 | X-Fab Semiconductor Foundries Ag | Entwurfsregeln für ein Layout von MOS-Transistoren mit unterschiedlichen Durchbruchspannungen in einer integrierten Schaltung |
JP2015126193A (ja) * | 2013-12-27 | 2015-07-06 | 株式会社豊田中央研究所 | 縦型半導体装置 |
US10468510B2 (en) | 2015-07-16 | 2019-11-05 | Fuji Electric Co., Ltd. | Semiconductor device and manufacturing method of the same |
JP6758592B2 (ja) * | 2015-09-18 | 2020-09-23 | サンケン電気株式会社 | 半導体装置 |
US9818862B2 (en) | 2016-01-05 | 2017-11-14 | Nxp Usa, Inc. | Semiconductor device with floating field plates |
CN113555447B (zh) * | 2021-06-09 | 2024-02-09 | 浙江芯科半导体有限公司 | 一种基于金刚石终端结构的4H-SiC肖特基二极管及制作方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2361750A1 (fr) * | 1976-08-09 | 1978-03-10 | Philips Nv | Dispositif semi-conducteur a jonction redresseuse metal-semi-conducteur |
EP0037115A1 (de) * | 1980-03-31 | 1981-10-07 | Siemens Aktiengesellschaft | Planare Halbleiteranordnung mit erhöhter Durchbruchsspannung |
WO1996026547A1 (en) * | 1995-02-20 | 1996-08-29 | Rohm Co., Ltd. | Semiconductor device with guard ring and process for its production |
DE19604044A1 (de) * | 1996-02-05 | 1997-08-14 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3341089C2 (de) * | 1983-11-12 | 1986-07-17 | Telefunken electronic GmbH, 7100 Heilbronn | Planare Halbleiteranordnung |
-
1999
- 1999-03-03 WO PCT/DE1999/000568 patent/WO1999053550A1/de active Application Filing
- 1999-03-03 EP EP99917767A patent/EP0996981A1/de not_active Withdrawn
- 1999-03-03 JP JP55101699A patent/JP2002503401A/ja not_active Abandoned
- 1999-12-08 US US09/457,225 patent/US6376890B1/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2361750A1 (fr) * | 1976-08-09 | 1978-03-10 | Philips Nv | Dispositif semi-conducteur a jonction redresseuse metal-semi-conducteur |
EP0037115A1 (de) * | 1980-03-31 | 1981-10-07 | Siemens Aktiengesellschaft | Planare Halbleiteranordnung mit erhöhter Durchbruchsspannung |
WO1996026547A1 (en) * | 1995-02-20 | 1996-08-29 | Rohm Co., Ltd. | Semiconductor device with guard ring and process for its production |
DE19604044A1 (de) * | 1996-02-05 | 1997-08-14 | Siemens Ag | Durch Feldeffekt steuerbares Halbleiterbauelement |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001018871A1 (de) * | 1999-09-07 | 2001-03-15 | Infineon Technologies Ag | Verfahren zum herstellen eines hochvolttauglichen randabschlusses bei einem nach dem prinzip der lateralen ladungskompensation vorgefertigten grundmaterialwafer |
WO2001071810A3 (en) * | 2000-03-20 | 2002-01-03 | Koninkl Philips Electronics Nv | High voltage solid state device termination |
US6642558B1 (en) | 2000-03-20 | 2003-11-04 | Koninklijke Philips Electronics N.V. | Method and apparatus of terminating a high voltage solid state device |
US6927103B2 (en) | 2000-03-20 | 2005-08-09 | Koninklijke Phillips Electronics N.V. | Method and apparatus of terminating a high voltage solid state device |
FR2807569A1 (fr) * | 2000-04-10 | 2001-10-12 | Centre Nat Rech Scient | Perfectionnement apportes aux diodes schottky |
WO2001078152A2 (fr) * | 2000-04-10 | 2001-10-18 | Centre National De La Recherche Scientifique (C.N.R.S.) | Dispositif semi-conducteur du type diode schottky |
WO2001078152A3 (fr) * | 2000-04-10 | 2002-02-07 | Centre Nat Rech Scient | Dispositif semi-conducteur du type diode schottky |
DE102006047489A1 (de) * | 2006-10-05 | 2008-04-10 | Infineon Technologies Austria Ag | Randabschluss für ein Halbleiterbauelement, Halbleiterbauelement und Verfahren zu seiner Herstellung |
US7973362B2 (en) | 2006-10-05 | 2011-07-05 | Infineon Technologies Austria Ag | Semiconductor component and method for producing it |
DE102006047489B4 (de) * | 2006-10-05 | 2011-07-28 | Infineon Technologies Austria Ag | Halbleiterbauelement |
DE102006047489B9 (de) * | 2006-10-05 | 2013-01-17 | Infineon Technologies Austria Ag | Halbleiterbauelement |
Also Published As
Publication number | Publication date |
---|---|
US6376890B1 (en) | 2002-04-23 |
JP2002503401A (ja) | 2002-01-29 |
EP0996981A1 (de) | 2000-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1999053550A1 (de) | Hochvolt-randabschluss für planarstrukturen | |
DE19848828C2 (de) | Halbleiterbauelement mit kleiner Durchlaßspannung und hoher Sperrfähigkeit | |
EP1051756B1 (de) | Mos-feldeffekttransistor mit hilfselektrode | |
DE19811297B4 (de) | MOS-Halbleitervorrichtung mit hoher Durchbruchspannung | |
DE112014000679T5 (de) | Isolierschichtsiliciumcarbidhalbleiterbauteil und Verfahren zu dessen Herstellung | |
DE3787484T2 (de) | Verdrahtungsentwurf für bipolare und unipolare Transistoren mit isoliertem Gate. | |
DE19816448C1 (de) | Universal-Halbleiterscheibe für Hochspannungs-Halbleiterbauelemente, ihr Herstellungsverfahren und ihre Verwendung | |
EP0913000B1 (de) | Durch feldeffekt steuerbares halbleiterbauelement | |
EP1131852B1 (de) | Halbleiterbauelement mit dielektrischen oder halbisolierenden abschirmstrukturen | |
DE10012610C2 (de) | Vertikales Hochvolt-Halbleiterbauelement | |
EP0623960A1 (de) | IGBT mit selbstjustierender Kathodenstruktur sowie Verfahren zu dessen Herstellung | |
EP0014435B1 (de) | Thyristor mit Steuerung durch Feldeffekttransistor | |
EP0002840B1 (de) | Kathodenseitig steuerbarer Thyristor mit einer Anodenzone aus zwei aneinandergrenzenden Bereichen mit unterschiedlicher Leitfähigkeit | |
DE10100802C1 (de) | Halbleiterbauelement mit hoher Avalanchefestigkeit und dessen Herstellungsverfahren | |
DE102006002438A1 (de) | Halbleitervorrichtung und Verfahren zu ihrer Herstellung | |
EP0709899A2 (de) | Halbleiterdiode mit Elektronen-Injektionsmittel | |
EP1488465B1 (de) | Halbleiteraufbau mit schaltelement und randelement | |
CH678245A5 (de) | ||
DE4240027A1 (de) | MOS-gesteuerte Diode | |
DE10005772B4 (de) | Trench-MOSFET | |
DE19801093A1 (de) | Soi-igbt | |
DE10321222A1 (de) | Halbleiterbauelement | |
DE19839971C2 (de) | Randstruktur für Halbleiterbauelemente | |
DE19923520C1 (de) | Randstruktur für Halbleiterbauelemente | |
DE19818296C1 (de) | Hochspannungs-Randabschluß für ein Halbleiterbauelement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 1999917767 Country of ref document: EP |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1999 551016 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09457225 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 1999917767 Country of ref document: EP |