KR970030682A - 반도체장치 및 그 제조방법 - Google Patents

반도체장치 및 그 제조방법 Download PDF

Info

Publication number
KR970030682A
KR970030682A KR1019960057884A KR19960057884A KR970030682A KR 970030682 A KR970030682 A KR 970030682A KR 1019960057884 A KR1019960057884 A KR 1019960057884A KR 19960057884 A KR19960057884 A KR 19960057884A KR 970030682 A KR970030682 A KR 970030682A
Authority
KR
South Korea
Prior art keywords
dielectric film
resin material
forming
semiconductor device
containing silicon
Prior art date
Application number
KR1019960057884A
Other languages
English (en)
Other versions
KR100318839B1 (ko
Inventor
순페이 야마자끼
타케시 후쿠나가
Original Assignee
순페이 야마자끼
가부시키가이샤 한도오따이 에네루기 켄큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 순페이 야마자끼, 가부시키가이샤 한도오따이 에네루기 켄큐쇼 filed Critical 순페이 야마자끼
Publication of KR970030682A publication Critical patent/KR970030682A/ko
Application granted granted Critical
Publication of KR100318839B1 publication Critical patent/KR100318839B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2217/00—Gas-filled discharge tubes
    • H01J2217/38—Cold-cathode tubes
    • H01J2217/49—Display panels, e.g. not making use of alternating current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

신뢰성 있는 전극 접촉부를 가지는 반도체 장치는 첫째로, 중간층 유전체 막이 수지 물질로 형성되고, 다음에, 창문 홀이 형성된다. 중간층 유전체 막은 산소 플라즈마에 의해서 리세스된다. 이것은 창문 홀을 테이퍼링하게 한다. 이것으로 비록 회로 패턴이 복잡할지라도 접촉이 용이하게 된다.

Description

반도체장치 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음

Claims (13)

  1. 반도체장치에 있어서, 상기 반도체장치는; 수지 물질로 제조되는 상부층을 포함하는 다층 유전체막과; 상기 다층 유전체막 내에 형성된 접촉 홀로 구성되며, 상기 접촉홀은 상기 수지 물질의 상기 상부층 내에서 과잉 에칭되는 것을 특징으로 하는 반도체 장치.
  2. 제 1항에 있어서, 수지 물질로 제조되는 상기 상부층은 평평한 표면을 가지는 것을 특징으로 하는 반도체장치.
  3. 반도체장치에 있어서, 상기 반도체장치는; 실리콘을 포함하는 한 유전체막과, 수지 물질로 제조되는 다른 유전체막으로 구성되는 다층 유전체막을 포함하며, 수지 물질로 제조되는 상기 다른 유전체막이 상기 한 유전체막에 적층되며, 상기 다층 유전체막의 최하위 층이 실리콘을 함유하는 것을 특징으로 하는 반도체장치.
  4. 제 3항에 있어서, 실리콘을 함유한 상기 한 유전체 막은 실리콘 산화, 실리콘 질화, 및 실리콘 산질화 물질을 구성하는 그룹으로부터 선택되는 물질을 포함하는 것을 특징으로 하는 반도체장치.
  5. 반도체장치를 제조하는 방법에 있어서, 상기 방법은; 실리콘을 함유한 유전체 막을 형성하는 단계와; 실리콘을 함유한 상기 유전체 막에 수지 물질로부터 제 2유전체 막을 형성하는 단계와, 그것에 의해서 실리콘을 함유한 상기 유전체 막 및 상기 제 2유전체 막을 포함하는 다층막을 형성하게 되며; 상기 다층 막내에 접촉 홀을 형성하는 단계와; 상기 접촉 홀내에 개구를 확대하기 위해서 상기 수지 물질을 선택적으로 에칭하기 위한 수단을 이용하여 상기 수지 물질을 균등하게 에칭하는 단계를 포함하는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  6. 제 5항에 있어서, 상기 개구를 확대하기 위해서 상기 수지 물질을 균등하게 에칭하기 위한 상기 단계가 상기 접촉 홀을 형성하기 위해서 이용되는 저항 마스크를 균등하게 에칭함으로서 수행되는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  7. 반도체장치를 제조하는 방법에 있어서, 상기 방법은; 실리콘을 함유한 유전체 막을 형성하는 단계와; 실리콘을 함유한 상기 유전체 막에 수지 물질로부터 제 2유전체 막을 형성하는 단계와, 그것에 의해서 실리콘을 함유한 상기 유전체 막 및 상기 제 2유전체 막을 포함하는 다층막을 형성하게 되며; 상기 다층 막내에 접촉 홀을 형성하는 단계와; 상기 접촉 홀 주위에 테이퍼링하는 창문홀을 형성하기 위해서 상기 수지 물질을 선택적으로 에칭하기 위한 수단을 이용하여 상기 수지 물질을 균등하게 에칭하는 단계를 포함하는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  8. 제 7항에 있어서, 상기 수지 물질으 상기 제 2유전체 막은 평평화 표면을 가지는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  9. 제 7항에 있어서, 실리콘을 함유한 상기 한 유전체 막은 실리콘 산화, 실리콘 질화, 및 실리콘 산질화 물질을 구성하는 그룹으로부터 선택되는 물질을 포함하는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  10. 반도체장치를 제조하는 방법에 있어서, 상기 방법은; 실리콘을 함유한 유전체 막을 형성하는 단계와; 실리콘을 함유한 상기 유전체 막에 수지 물질로부터 제 2유전체 막을 형성하는 단계와, 그것에 의해서 실리콘을 함유한 상기 유전체 막 및 상기 제 2유전체 막을 포함하는 다층막을 형성하게 되며; 상기 다층 막에 얇은 금속 막을 형성하는 단계와; 상기 얇은 금속막을 선택적으로 에칭하는 단계와; 마스크로서 상기 얇은 금속 막을 이용하여, 상기 다층 막내에 접촉 홀을 형성하는 단계와; 상기 수지 물질을 선택적으로 에칭하기 위한 수단을 이용하여, 상기 수지 물질을 균등하게 에칭하는 단계를 포함하는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  11. 제 10항에 있어서, 상기 접촉 홀을 형성하는 단계 및 상기 수지 물질을 균등하게 에칭하는 단계는 대기에 노출하지 않고 건식 에칭에 의해서 연속하여 수행되는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  12. 반도체장치를 제조하는 방법에 있어서, 상기 방법은; 실리콘을 함유한 유전체 막을 형성하는 단계와; 실리콘을 함유한 상기 유전체 막에 수지 물질로부터 제 2유전체 막을 형성하는 단계와, 그것에 의해서 실리콘을 함유한 상기 유전체 막 및 상기 제 2유전체 막을 포함하는 다층막을 형성하게 되며; 상기 다층 막에 실리콘을 함유하는 제 3유전체 막을 형성하는 단계와; 실리콘을 함유하는 제 3유전체 막을 선택적으로 에칭하는 단계와; 마스크로서 상기 에칭된 제 3유전체 막을 이용하여, 상기 다층 막내에 접촉홀을 형성하는 단계와; 상기 수지물질을 선택적으로 에칭하기 위한 수단을 이용하여, 상기 수지 물질을 균등하게 에칭하는 단계를 포함하는 것을 특징으로 하는 반도체장치를 제조하는 방법.
  13. 제 12항에 있어서, 상기 접촉 홀을 형성하는 단계 및 상기 수지 물질을 균등하게 에칭하는 단계는 대기에 노출하지 않고 건식 에칭에 의해서 연속하여 수행되는 것을 특징으로 하는 반도체장치를 제조하는 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960057884A 1995-11-27 1996-11-27 반도체장치및그제조방법 KR100318839B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP95-332630 1995-11-27
JP33263095 1995-11-27
JP34563195 1995-12-09
JP95-345631 1995-12-09

Publications (2)

Publication Number Publication Date
KR970030682A true KR970030682A (ko) 1997-06-26
KR100318839B1 KR100318839B1 (ko) 2002-10-04

Family

ID=26574243

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960057884A KR100318839B1 (ko) 1995-11-27 1996-11-27 반도체장치및그제조방법

Country Status (3)

Country Link
US (5) US6294799B1 (ko)
JP (5) JP4999799B2 (ko)
KR (1) KR100318839B1 (ko)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5814529A (en) * 1995-01-17 1998-09-29 Semiconductor Energy Laboratory Co., Ltd. Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor
US6800875B1 (en) * 1995-11-17 2004-10-05 Semiconductor Energy Laboratory Co., Ltd. Active matrix electro-luminescent display device with an organic leveling layer
TWI228625B (en) 1995-11-17 2005-03-01 Semiconductor Energy Lab Display device
US6294799B1 (en) * 1995-11-27 2001-09-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating same
US5940732A (en) 1995-11-27 1999-08-17 Semiconductor Energy Laboratory Co., Method of fabricating semiconductor device
TW309633B (ko) * 1995-12-14 1997-07-01 Handotai Energy Kenkyusho Kk
JPH10104663A (ja) 1996-09-27 1998-04-24 Semiconductor Energy Lab Co Ltd 電気光学装置およびその作製方法
EP0895219B1 (en) * 1997-02-17 2010-06-16 Seiko Epson Corporation Display device
US6462722B1 (en) * 1997-02-17 2002-10-08 Seiko Epson Corporation Current-driven light-emitting display apparatus and method of producing the same
JP4294745B2 (ja) * 1997-09-26 2009-07-15 株式会社半導体エネルギー研究所 光電変換装置の作製方法
US6518591B1 (en) * 1998-12-02 2003-02-11 Cypress Semiconductor Corporation Contact monitor, method of forming same and method of analizing contact-, via- and/or trench-forming processes in an integrated circuit
US6475836B1 (en) 1999-03-29 2002-11-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
EP1058310A3 (en) * 1999-06-02 2009-11-18 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7187947B1 (en) 2000-03-28 2007-03-06 Affinity Labs, Llc System and method for communicating selected information to an electronic device
JP2002076364A (ja) * 2000-06-15 2002-03-15 Seiko Epson Corp 基板装置及びその製造方法並びに電気光学装置
JP2002305242A (ja) * 2001-04-05 2002-10-18 Canon Sales Co Inc 半導体装置の製造方法
JP2003324201A (ja) * 2002-02-26 2003-11-14 Hitachi Ltd 薄膜トランジスタ及びそれを用いた表示装置
TW200304227A (en) * 2002-03-11 2003-09-16 Sanyo Electric Co Top gate type thin film transistor
JP3989761B2 (ja) 2002-04-09 2007-10-10 株式会社半導体エネルギー研究所 半導体表示装置
US7038239B2 (en) 2002-04-09 2006-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element and display device using the same
US7411215B2 (en) * 2002-04-15 2008-08-12 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating the same
JP3989763B2 (ja) * 2002-04-15 2007-10-10 株式会社半導体エネルギー研究所 半導体表示装置
US7242021B2 (en) * 2002-04-23 2007-07-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display element using semiconductor device
TWI269248B (en) 2002-05-13 2006-12-21 Semiconductor Energy Lab Display device
TWI263339B (en) * 2002-05-15 2006-10-01 Semiconductor Energy Lab Light emitting device and method for manufacturing the same
US7256421B2 (en) 2002-05-17 2007-08-14 Semiconductor Energy Laboratory, Co., Ltd. Display device having a structure for preventing the deterioration of a light emitting device
JP4408012B2 (ja) * 2002-07-01 2010-02-03 株式会社半導体エネルギー研究所 半導体装置の作製方法
US8263983B2 (en) * 2003-10-28 2012-09-11 Semiconductor Energy Laboratory Co., Ltd. Wiring substrate and semiconductor device
KR100611148B1 (ko) * 2003-11-25 2006-08-09 삼성에스디아이 주식회사 박막트랜지스터, 그의 제조방법 및 이를 사용하는 유기전계발광소자
KR100571409B1 (ko) * 2003-12-31 2006-04-14 동부아남반도체 주식회사 반도체 소자의 배선 형성 방법
TWI228782B (en) * 2004-01-19 2005-03-01 Toppoly Optoelectronics Corp Method of fabricating display panel
KR20060078849A (ko) * 2004-12-30 2006-07-05 동부일렉트로닉스 주식회사 반도체 장치 및 그의 제조 방법
US7105445B2 (en) * 2005-01-14 2006-09-12 International Business Machines Corporation Interconnect structures with encasing cap and methods of making thereof
US8930002B2 (en) * 2006-10-11 2015-01-06 Core Wireless Licensing S.A.R.L. Mobile communication terminal and method therefor
WO2008081748A1 (ja) * 2006-12-28 2008-07-10 National University Corporation Tohoku University 半導体又は平面デイスプレイの製造装置に使用される構造部材とその製造方法
JP5512931B2 (ja) * 2007-03-26 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5512930B2 (ja) * 2007-03-26 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
US7947606B2 (en) * 2008-05-29 2011-05-24 Infineon Technologies Ag Methods of forming conductive features and structures thereof
US8357571B2 (en) * 2010-09-10 2013-01-22 Cree, Inc. Methods of forming semiconductor contacts
US8901554B2 (en) 2011-06-17 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including channel formation region including oxide semiconductor
US9660092B2 (en) 2011-08-31 2017-05-23 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor thin film transistor including oxygen release layer
US9043561B2 (en) 2012-05-02 2015-05-26 Semiconductor Energy Laboratory Co., Ltd. Storage device
TWI600157B (zh) 2012-11-16 2017-09-21 半導體能源研究所股份有限公司 半導體裝置
US9343561B2 (en) 2013-03-13 2016-05-17 Cree, Inc. Semiconductor device with self-aligned ohmic contacts
US8969927B2 (en) 2013-03-13 2015-03-03 Cree, Inc. Gate contact for a semiconductor device and methods of fabrication thereof
US9755059B2 (en) 2013-06-09 2017-09-05 Cree, Inc. Cascode structures with GaN cap layers
CN103456740B (zh) * 2013-08-22 2016-02-24 京东方科技集团股份有限公司 像素单元及其制造方法、阵列基板和显示装置
KR102080484B1 (ko) * 2013-10-31 2020-02-24 엘지디스플레이 주식회사 액정표시장치용 어레이기판 및 그의 제조방법
JP6485024B2 (ja) * 2014-12-10 2019-03-20 株式会社Ｊｏｌｅｄ 薄膜トランジスタ基板の製造方法
KR20180084819A (ko) 2015-11-20 2018-07-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치, 상기 반도체 장치를 가지는 표시 장치, 및 상기 반도체 장치를 가지는 전자 기기
TWI730017B (zh) 2016-08-09 2021-06-11 日商半導體能源研究所股份有限公司 顯示裝置的製造方法、顯示裝置、顯示模組及電子裝置
US10522468B2 (en) 2017-07-31 2019-12-31 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method
DE102017216937A1 (de) * 2017-09-25 2019-03-28 Robert Bosch Gmbh Verfahren zum Herstellen zumindest einer Durchkontaktierung in einem Wafer
CN107994035A (zh) * 2017-12-14 2018-05-04 京东方科技集团股份有限公司 阵列基板的制作方法、阵列基板及显示装置
CN110190073B (zh) * 2019-07-25 2019-11-19 武汉华星光电半导体显示技术有限公司 阵列基板
CN113229317A (zh) 2020-07-13 2021-08-10 甸硕水产科技(化州)有限公司 一种剥虾设备

Family Cites Families (101)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5131185B2 (ko) * 1972-10-18 1976-09-04
JPS5421073B2 (ko) * 1974-04-15 1979-07-27
US4103297A (en) 1976-12-20 1978-07-25 Hughes Aircraft Company Light-insensitive matrix addressed liquid crystal display system
JPS5519850A (en) * 1978-07-31 1980-02-12 Hitachi Ltd Semiconductor
JPS55163860A (en) * 1979-06-06 1980-12-20 Toshiba Corp Manufacture of semiconductor device
US4371423A (en) * 1979-09-04 1983-02-01 Vlsi Technology Research Association Method of manufacturing semiconductor device utilizing a lift-off technique
JPS57126147A (en) 1981-01-28 1982-08-05 Fujitsu Ltd Manufacture of semiconductor device
US4342617A (en) 1981-02-23 1982-08-03 Intel Corporation Process for forming opening having tapered sides in a plasma nitride layer
US4495220A (en) 1983-10-07 1985-01-22 Trw Inc. Polyimide inter-metal dielectric process
JPH0727966B2 (ja) * 1986-07-04 1995-03-29 日立化成工業株式会社 半導体装置
USRE33622E (en) * 1986-09-04 1991-06-25 At&T Bell Laboratories Integrated circuits having stepped dielectric regions
JPS6365642A (ja) * 1986-09-05 1988-03-24 Hitachi Ltd 接続孔の形成方法
EP0263220B1 (en) 1986-10-08 1992-09-09 International Business Machines Corporation Method of forming a via-having a desired slope in a photoresist masked composite insulating layer
JPS63296353A (ja) 1987-05-28 1988-12-02 Matsushita Electric Ind Co Ltd コンタクトホ−ル形成方法
US5264731A (en) * 1987-06-25 1993-11-23 Matsushita Electric Industrial Co., Ltd. Method for fabricating semiconductor device
JPS6433971U (ko) 1987-08-25 1989-03-02
US5032883A (en) 1987-09-09 1991-07-16 Casio Computer Co., Ltd. Thin film transistor and method of manufacturing the same
US5327001A (en) 1987-09-09 1994-07-05 Casio Computer Co., Ltd. Thin film transistor array having single light shield layer over transistors and gate and drain lines
JPH0654774B2 (ja) * 1987-11-30 1994-07-20 株式会社東芝 半導体装置及びその製造方法
JP2628339B2 (ja) 1988-05-13 1997-07-09 日本電信電話株式会社 半導体装置の製造方法
JPH0225024A (ja) 1988-07-13 1990-01-26 Mitsubishi Electric Corp 半導体装置の製造方法
JPH0244769A (ja) 1988-08-05 1990-02-14 Hitachi Ltd 薄膜トランジスタ
CA1313563C (en) 1988-10-26 1993-02-09 Makoto Sasaki Thin film transistor panel
NL8900989A (nl) * 1989-04-20 1990-11-16 Philips Nv Halfgeleiderinrichting met een in een kunststof omhulling ingebed halfgeleiderlichaam.
JPH02278749A (ja) 1989-04-20 1990-11-15 Matsushita Electron Corp 画像表示装置およびその製造方法
US5264077A (en) 1989-06-15 1993-11-23 Semiconductor Energy Laboratory Co., Ltd. Method for producing a conductive oxide pattern
JPH03190232A (ja) * 1989-12-20 1991-08-20 Fujitsu Ltd 半導体装置の製造方法
JPH03286524A (ja) 1990-04-03 1991-12-17 Kawasaki Steel Corp 半導体装置の製造方法
JPH0821582B2 (ja) 1990-04-25 1996-03-04 三洋電機株式会社 半導体集積回路とその製造方法
JPH0410420A (ja) * 1990-04-26 1992-01-14 Sanyo Electric Co Ltd 半導体集積回路の製造方法
US5056895A (en) 1990-05-21 1991-10-15 Greyhawk Systems, Inc. Active matrix liquid crystal liquid crystal light valve including a dielectric mirror upon a leveling layer and having fringing fields
US5173442A (en) * 1990-07-23 1992-12-22 Microelectronics And Computer Technology Corporation Methods of forming channels and vias in insulating layers
US5182624A (en) 1990-08-08 1993-01-26 Minnesota Mining And Manufacturing Company Solid state electromagnetic radiation detector fet array
JPH04102321A (ja) * 1990-08-22 1992-04-03 Fujitsu Ltd 半導体装置の製造方法
JPH04116954A (ja) 1990-09-07 1992-04-17 Nec Corp 半導体装置の製造方法
JPH04142740A (ja) 1990-10-03 1992-05-15 Oki Electric Ind Co Ltd コンタクトホールの形成方法
JP2695689B2 (ja) 1990-10-18 1998-01-14 シャープ株式会社 多層層間絶縁膜のエッチング方法
US5849601A (en) 1990-12-25 1998-12-15 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
KR950013784B1 (ko) 1990-11-20 1995-11-16 가부시키가이샤 한도오따이 에네루기 겐큐쇼 반도체 전계효과 트랜지스터 및 그 제조방법과 박막트랜지스터
KR950001360B1 (ko) 1990-11-26 1995-02-17 가부시키가이샤 한도오따이 에네루기 겐큐쇼 전기 광학장치와 그 구동방법
JPH04240771A (ja) * 1991-01-24 1992-08-28 Fujitsu Ltd 積層型固体撮像素子
EP0499979A3 (en) 1991-02-16 1993-06-09 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device
JP2794678B2 (ja) 1991-08-26 1998-09-10 株式会社 半導体エネルギー研究所 絶縁ゲイト型半導体装置およびその作製方法
JP2794499B2 (ja) 1991-03-26 1998-09-03 株式会社半導体エネルギー研究所 半導体装置の作製方法
JPH04298030A (ja) * 1991-03-27 1992-10-21 Sony Corp メタルプラグの形成方法
JPH04358129A (ja) 1991-05-22 1992-12-11 Oki Electric Ind Co Ltd 薄膜トランジスタ型液晶表示装置
US5155053A (en) * 1991-05-28 1992-10-13 Hughes Aircraft Company Method of forming t-gate structure on microelectronic device substrate
US5414442A (en) 1991-06-14 1995-05-09 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method of driving the same
JPH0590420A (ja) * 1991-09-25 1993-04-09 Sony Corp 接続孔の形成方法
JPH0590197A (ja) * 1991-09-27 1993-04-09 Nippon Steel Corp 半導体装置の製造方法
KR950012918B1 (ko) 1991-10-21 1995-10-23 현대전자산업주식회사 선택적 텅스텐 박막의 2단계 퇴적에 의한 콘택 매립방법
US5485019A (en) 1992-02-05 1996-01-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
US5246883A (en) 1992-02-06 1993-09-21 Sgs-Thomson Microelectronics, Inc. Semiconductor contact via structure and method
JP2950059B2 (ja) * 1992-10-30 1999-09-20 日本電気株式会社 半導体装置の製造方法
JPH06163453A (ja) * 1992-11-25 1994-06-10 Mitsubishi Electric Corp 半導体装置の製造方法
EP0603866B1 (en) 1992-12-25 2002-07-24 Sony Corporation Active matrix substrate
JPH06232406A (ja) * 1993-02-01 1994-08-19 Canon Inc 半導体素子基板
US5302547A (en) * 1993-02-08 1994-04-12 General Electric Company Systems for patterning dielectrics by laser ablation
US5529937A (en) 1993-07-27 1996-06-25 Semiconductor Energy Laboratory Co., Ltd. Process for fabricating thin film transistor
US5492843A (en) 1993-07-31 1996-02-20 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device and method of processing substrate
US5320981A (en) * 1993-08-10 1994-06-14 Micron Semiconductor, Inc. High accuracy via formation for semiconductor devices
JP3309517B2 (ja) * 1993-09-28 2002-07-29 セイコーエプソン株式会社 薄膜トランジスタの製造方法及び液晶表示装置の製造方法
US5719065A (en) 1993-10-01 1998-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with removable spacers
JP3214186B2 (ja) * 1993-10-07 2001-10-02 三菱電機株式会社 半導体装置の製造方法
JPH07135323A (ja) 1993-10-20 1995-05-23 Semiconductor Energy Lab Co Ltd 薄膜状半導体集積回路およびその作製方法
US6475903B1 (en) * 1993-12-28 2002-11-05 Intel Corporation Copper reflow process
KR100321541B1 (ko) 1994-03-09 2002-06-20 야마자끼 순페이 능동 매트릭스 디스플레이 장치의 작동 방법
JPH07302912A (ja) 1994-04-29 1995-11-14 Semiconductor Energy Lab Co Ltd 半導体装置
JP3072000B2 (ja) 1994-06-23 2000-07-31 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3059915B2 (ja) 1994-09-29 2000-07-04 三洋電機株式会社 表示装置および表示装置の製造方法
US5635423A (en) * 1994-10-11 1997-06-03 Advanced Micro Devices, Inc. Simplified dual damascene process for multi-level metallization and interconnection structure
US5453403A (en) 1994-10-24 1995-09-26 Chartered Semiconductor Manufacturing Pte, Ltd. Method of beveled contact opening formation
US5550405A (en) * 1994-12-21 1996-08-27 Advanced Micro Devices, Incorporated Processing techniques for achieving production-worthy, low dielectric, low interconnect resistance and high performance ICS
JPH08250743A (ja) 1995-03-07 1996-09-27 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US5614765A (en) * 1995-06-07 1997-03-25 Advanced Micro Devices, Inc. Self aligned via dual damascene
JP3295679B2 (ja) 1995-08-04 2002-06-24 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR970011972A (ko) 1995-08-11 1997-03-29 쯔지 하루오 투과형 액정 표시 장치 및 그 제조 방법
EP0792513A1 (en) * 1995-09-14 1997-09-03 Advanced Micro Devices, Inc. Damascene process for reduced feature size
US5753952A (en) 1995-09-22 1998-05-19 Texas Instruments Incorporated Nonvolatile memory cell with P-N junction formed in polysilicon floating gate
JP3299869B2 (ja) 1995-09-27 2002-07-08 シャープ株式会社 液晶表示装置とその製造方法
JP3272212B2 (ja) 1995-09-29 2002-04-08 シャープ株式会社 透過型液晶表示装置およびその製造方法
TW371776B (en) 1995-10-15 1999-10-11 Semiconductor Energy Lab Co Ltd Laser irradiation apparatus and method
US5552343A (en) 1995-10-19 1996-09-03 Taiwan Semiconductor Manufacturing Company Method for tapered contact formation
US6027960A (en) 1995-10-25 2000-02-22 Semiconductor Energy Laboratory Co., Ltd. Laser annealing method and laser annealing device
JP3209317B2 (ja) 1995-10-31 2001-09-17 シャープ株式会社 透過型液晶表示装置およびその製造方法
US6015724A (en) 1995-11-02 2000-01-18 Semiconductor Energy Laboratory Co. Manufacturing method of a semiconductor device
TW329500B (en) 1995-11-14 1998-04-11 Handotai Energy Kenkyusho Kk Electro-optical device
TWI228625B (en) 1995-11-17 2005-03-01 Semiconductor Energy Lab Display device
US5847410A (en) 1995-11-24 1998-12-08 Semiconductor Energy Laboratory Co. Semiconductor electro-optical device
US6294799B1 (en) * 1995-11-27 2001-09-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating same
US5940732A (en) 1995-11-27 1999-08-17 Semiconductor Energy Laboratory Co., Method of fabricating semiconductor device
US5730835A (en) * 1996-01-31 1998-03-24 Micron Technology, Inc. Facet etch for improved step coverage of integrated circuit contacts
US5880018A (en) * 1996-10-07 1999-03-09 Motorola Inc. Method for manufacturing a low dielectric constant inter-level integrated circuit structure
US6927826B2 (en) 1997-03-26 2005-08-09 Semiconductor Energy Labaratory Co., Ltd. Display device
US5989966A (en) 1997-12-15 1999-11-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method and a deep sub-micron field effect transistor structure for suppressing short channel effects
TW383463B (en) * 1998-06-01 2000-03-01 United Microelectronics Corp Manufacturing method for dual damascene structure
US6475836B1 (en) 1999-03-29 2002-11-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6211068B1 (en) * 1999-05-25 2001-04-03 United Microelectronics Corp. Dual damascene process for manufacturing interconnects
JP2001230317A (ja) * 2000-02-15 2001-08-24 Nec Corp 多層配線構造の形成方法及び半導体装置の多層配線構造
JP4858895B2 (ja) * 2000-07-21 2012-01-18 富士通セミコンダクター株式会社 半導体装置の製造方法
JP4037117B2 (ja) 2001-02-06 2008-01-23 株式会社日立製作所 表示装置

Also Published As

Publication number Publication date
JP4999799B2 (ja) 2012-08-15
JP5063820B2 (ja) 2012-10-31
US20100200999A1 (en) 2010-08-12
US6294799B1 (en) 2001-09-25
JP2014078762A (ja) 2014-05-01
JP2012151492A (ja) 2012-08-09
US6740599B2 (en) 2004-05-25
US20060060861A1 (en) 2006-03-23
US20040192025A1 (en) 2004-09-30
JP2015164226A (ja) 2015-09-10
JP6089374B2 (ja) 2017-03-08
US20020006690A1 (en) 2002-01-17
KR100318839B1 (ko) 2002-10-04
JP2008306208A (ja) 2008-12-18
JP2012134568A (ja) 2012-07-12
US6972263B2 (en) 2005-12-06
JP5719798B2 (ja) 2015-05-20
US7727898B2 (en) 2010-06-01

Similar Documents

Publication Publication Date Title
KR970030682A (ko) 반도체장치 및 그 제조방법
KR950015677A (ko) 반도체장치의 제조방법
KR920020671A (ko) 골드구조를 가지는 반도체소자의 제조방법
KR970072325A (ko) 반도체 장치 및 그 제조 방법
KR910005458A (ko) 반도체장비의 제조방법
KR980005912A (ko) 반도체 장치의 금속콘택구조 및 그 제조방법
KR980005592A (ko) 자기 정렬 콘택 홀 형성 방법
KR980005630A (ko) 반도체 장치의 백금전극 제조방법
KR970053949A (ko) 반도체 메모리 셀 제조 방법
KR940016629A (ko) 삼층감광막 패턴 형성방법
KR960026210A (ko) 미세콘택 형성방법
KR960026804A (ko) 반도체소자의 스택 캐패시터 제조방법
KR950025869A (ko) 콘택홀 형성방법
KR970003518A (ko) 반도체 소자의 접촉창 형성 방법
KR900019169A (ko) 반도체소자의 다층금속배선 공정방법
KR980005474A (ko) 반도체 소자 제조방법
KR950024345A (ko) 반도체 메모리장치 제조방법
KR970054549A (ko) 반도체 장치의 커패시터 제조방법
KR970053571A (ko) 반도체 장치 및 그의 제조 방법
KR980006391A (ko) 반도체 메모리장치의 커패시터 제조방법
KR920010874A (ko) 반도체 소자의 다층배선 제조방법
KR950034730A (ko) 반도체 메모리 장치에서의 캐패시터 제조 방법
KR950001898A (ko) 더블 스페이서를 이용한 반도체 소자의 미세 콘택홀 형성방법
KR960026180A (ko) 반도체소자의 제조방법
KR970054074A (ko) 반도체 장치의 커패시터 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20131119

Year of fee payment: 13

FPAY Annual fee payment

Payment date: 20141120

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20151118

Year of fee payment: 15

EXPY Expiration of term