KR950015677A - 반도체장치의 제조방법 - Google Patents
반도체장치의 제조방법 Download PDFInfo
- Publication number
- KR950015677A KR950015677A KR1019940028918A KR19940028918A KR950015677A KR 950015677 A KR950015677 A KR 950015677A KR 1019940028918 A KR1019940028918 A KR 1019940028918A KR 19940028918 A KR19940028918 A KR 19940028918A KR 950015677 A KR950015677 A KR 950015677A
- Authority
- KR
- South Korea
- Prior art keywords
- organic film
- etching
- connecting electrode
- manufacturing
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract 12
- 238000004519 manufacturing process Methods 0.000 title claims abstract 9
- 238000001312 dry etching Methods 0.000 claims abstract 10
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims abstract 8
- 239000000758 substrate Substances 0.000 claims abstract 7
- 229910052786 argon Inorganic materials 0.000 claims abstract 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract 3
- 229910052760 oxygen Inorganic materials 0.000 claims abstract 3
- 239000001301 oxygen Substances 0.000 claims abstract 3
- 238000005530 etching Methods 0.000 claims 12
- 238000000034 method Methods 0.000 claims 8
- 229910052755 nonmetal Inorganic materials 0.000 claims 2
- 229920001721 polyimide Polymers 0.000 claims 2
- 239000009719 polyimide resin Substances 0.000 claims 2
- 238000010030 laminating Methods 0.000 claims 1
- 239000002344 surface layer Substances 0.000 abstract 4
- 238000009413 insulation Methods 0.000 abstract 3
- 239000011368 organic material Substances 0.000 abstract 2
- 230000002411 adverse Effects 0.000 abstract 1
- 230000004075 alteration Effects 0.000 abstract 1
- 230000000694 effects Effects 0.000 abstract 1
- 239000011347 resin Substances 0.000 abstract 1
- 229920005989 resin Polymers 0.000 abstract 1
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
- Drying Of Semiconductors (AREA)
Abstract
본 발명은 반도체장치의 제조방법에 있어서 수지 등의 유기재료로 구성되는 유기막의 표면층이 처리공정에서 변질하여 절연성이 저하해도 이 변질에 의한 악영향이 생기지 않도록 할 수 있는 제조방법을 개시하는 것으로, 이 반도체장치의 제조방법에서는 반도체기판의 일면에 설치되고, 유기재료로 구성되는 유기막의 개구부를 통하여 노출된 접속용전극의 표면산화막을 알곤을 이용한 드라이에칭으로 제거할 때에 이 처리에 의해 유기막의 표면층이 변질하여 절연성이 저하하지만, 이 후, 접속용전극의 위에 돌기전극을 형성한 후에 유기막의 변질된 표면층을 산소를 이용한 드라이에칭에 의해 제거한다.
이 결과, 유기막의 표면에 변질한 표면층이 잔존하지 않으므로 절연불량의 악영향이 생기지 않는다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1E도는 포토레지스트와 중간접속막형성용 막 및 금박막형성용 박막의 불필요부분을 제거한 상태를 도시한다.
Claims (10)
- 반도체기관(1)의 일면에 접속용전극(4)을 설치하는 공정, 상기 접속용전극(4)의 표면에 적어도 일부를 노출하는 개구부(8)를 갖는 유기막(7)을 상기 기판(1)의 일면에 설치하는 공정, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정, 상기 접속용전극(4)에 적층하여 돌기전극(14)을 설치하는 공정, 상기 유기막(7)의 표면을 에칭하는 공정, 으로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제1항에 있어서, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정에 있어서, 그 처리는 드라이에칭에 의해 실행됨과 동시에 상기 유기막(7)의 표면을 에칭하는 공정에 있어서, 그 처리는 드라이에칭에 의해 실행되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제2항에 있어서, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정에 있어서, 그 처리의 드라이에칭은 알곤을 이용하여 실행됨과 동시에 상기 유기막(7)의 표면을 에칭하는 공정에 있어서 그 처리의 드라이에칭은 산소를 이용하여 실행되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제3항에 있어서, 상기 유기막(7)을 상기 기판(1)에 설치하는 공정에 있어서, 상기 유기막(7)은 폴리이미드수지로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제3항에 있어서, 상기 접속용전극(4)을 설치하는 공정에 있어서, 상기 접속용전극(4)은 비금속으로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.
- 반도체기판(1)의 일면에 접속용전극(4)을 설치하는 공정, 상기 접속용전극(4)의 표면의 적어도 일부를 노출하는 개구부(6)를 갖는 유기막(5)을 상기 기판(1)의 일면에 설치하는 공정, 상기 접속용전극(4)의 표면의 적어도 일부를 노출하는 개구부(8)를 갖는 유기막(7)을 상기 기판(1)의 일면에 설치하는 공정, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정, 상기 접속용전극(4)에 적층하여 돌기전극(14)을 설치하는 공정, 상기 유기막(7)의 표면을 에칭하는 공정, 으로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제6항에 있어서, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정에 있어서, 그 처리는 드라이에칭에 의해 실행됨과 동시에 상기 유기막(7)의 표면을 에칭하는 공정에 있어서 그 처리는 드라이에칭에 의해 실행되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제7항에 있어서, 상기 접속용전극(4)의 노출된 표면을 에칭하는 공정에 있어서, 그 처리의 드라이에칭은 알곤을 이용하여 실행됨과 동시에 상기 유기막(7)의 표면을 에칭하는 공정에 있어서 그 처리의 드라이에칭은 산소를 이용하여 실행되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제8항에 있어서, 상기 유기막(7)을 상기 기판(1)에 설치하는 공정에 있어서, 상기 유기막(7)은 폴리이미드수지로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.
- 제8항에 있어서, 상기 접속용전극(4)을 설치하는 공정에 있어서, 상기 접속용전극(4)은 비금속으로 구성되는 것을 특징으로 하는 반도체장치의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5299057A JP2698827B2 (ja) | 1993-11-05 | 1993-11-05 | バンプ電極を備えた半導体装置の製造方法 |
JP93-299057 | 1993-11-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950015677A true KR950015677A (ko) | 1995-06-17 |
KR0142136B1 KR0142136B1 (ko) | 1998-07-15 |
Family
ID=17867650
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940028918A KR0142136B1 (ko) | 1993-11-05 | 1994-11-04 | 반도체장치의 제조방법 |
Country Status (8)
Country | Link |
---|---|
US (2) | US5538920A (ko) |
EP (1) | EP0652590B1 (ko) |
JP (1) | JP2698827B2 (ko) |
KR (1) | KR0142136B1 (ko) |
CN (1) | CN1042986C (ko) |
DE (1) | DE69415927T2 (ko) |
MY (1) | MY112712A (ko) |
TW (2) | TW368685B (ko) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3383329B2 (ja) * | 1992-08-27 | 2003-03-04 | 株式会社東芝 | 半導体装置の製造方法 |
JP2698827B2 (ja) * | 1993-11-05 | 1998-01-19 | カシオ計算機株式会社 | バンプ電極を備えた半導体装置の製造方法 |
JPH1032244A (ja) * | 1996-07-16 | 1998-02-03 | Nec Corp | 半導体装置及びその製造方法 |
US5817540A (en) * | 1996-09-20 | 1998-10-06 | Micron Technology, Inc. | Method of fabricating flip-chip on leads devices and resulting assemblies |
WO1999032304A1 (en) * | 1997-12-22 | 1999-07-01 | Hitachi, Ltd. | Semiconductor device |
US6214716B1 (en) * | 1998-09-30 | 2001-04-10 | Micron Technology, Inc. | Semiconductor substrate-based BGA interconnection and methods of farication same |
US6715663B2 (en) * | 2002-01-16 | 2004-04-06 | Intel Corporation | Wire-bond process flow for copper metal-six, structures achieved thereby, and testing method |
JP2004119430A (ja) * | 2002-09-24 | 2004-04-15 | Tadatomo Suga | 接合装置および方法 |
JP3877717B2 (ja) * | 2003-09-30 | 2007-02-07 | 三洋電機株式会社 | 半導体装置およびその製造方法 |
JP2006222232A (ja) * | 2005-02-09 | 2006-08-24 | Fujitsu Ltd | 半導体装置およびその製造方法 |
JP5170915B2 (ja) * | 2005-02-25 | 2013-03-27 | 株式会社テラミクロス | 半導体装置の製造方法 |
JP2006270031A (ja) * | 2005-02-25 | 2006-10-05 | Casio Comput Co Ltd | 半導体装置およびその製造方法 |
CN100411220C (zh) * | 2005-03-17 | 2008-08-13 | 复旦大学 | 表面嫁接有机共轭分子的半导体材料及其制备方法 |
JP2006303379A (ja) * | 2005-04-25 | 2006-11-02 | Seiko Epson Corp | 半導体装置の製造方法 |
JP4232044B2 (ja) * | 2005-07-05 | 2009-03-04 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US20070085224A1 (en) * | 2005-09-22 | 2007-04-19 | Casio Computer Co., Ltd. | Semiconductor device having strong adhesion between wiring and protective film, and manufacturing method therefor |
JP4760918B2 (ja) * | 2009-01-23 | 2011-08-31 | カシオ計算機株式会社 | 撮像装置、被写体追従方法、及びプログラム |
KR101965875B1 (ko) | 2017-10-11 | 2019-08-13 | 주식회사 핀텔 | 영상 분석을 기반으로 한 길 안내 방법 및 장치 |
KR20210124707A (ko) | 2020-04-07 | 2021-10-15 | 삼성전기주식회사 | 체적 음향 공진기 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1230421A (ko) * | 1967-09-15 | 1971-05-05 | ||
JPS57126149A (en) * | 1981-01-30 | 1982-08-05 | Seiko Instr & Electronics Ltd | Manufacture of semiconductor device |
JPS5843540A (ja) * | 1981-09-09 | 1983-03-14 | Nec Corp | 半導体装置の配線形成方法 |
JPS5940550A (ja) * | 1982-08-30 | 1984-03-06 | Hitachi Ltd | 半導体装置 |
JPS59172745A (ja) * | 1983-03-22 | 1984-09-29 | Matsushita Electronics Corp | 半導体装置の電極形成方法 |
JPS59178745A (ja) * | 1983-03-29 | 1984-10-11 | Sanyo Electric Co Ltd | 半導体集積回路 |
JPS61203654A (ja) * | 1985-03-07 | 1986-09-09 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2633586B2 (ja) * | 1987-10-21 | 1997-07-23 | 株式会社東芝 | バンプ構造を有する半導体装置 |
KR910006967B1 (ko) * | 1987-11-18 | 1991-09-14 | 가시오 게이상기 가부시기가이샤 | 반도체 장치의 범프 전극 구조 및 그 형성 방법 |
JPH02246246A (ja) * | 1989-03-20 | 1990-10-02 | Fujitsu Ltd | 半導体装置の製造方法 |
US5244833A (en) * | 1989-07-26 | 1993-09-14 | International Business Machines Corporation | Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer |
JPH0492432A (ja) * | 1990-08-08 | 1992-03-25 | Seiko Epson Corp | 半導体装置 |
JPH0513585A (ja) * | 1991-06-28 | 1993-01-22 | Sumitomo Electric Ind Ltd | 化合物半導体装置の製造方法 |
JPH05109734A (ja) * | 1991-10-16 | 1993-04-30 | Seiko Epson Corp | 半導体装置および半導体装置の製造方法 |
JP2698827B2 (ja) * | 1993-11-05 | 1998-01-19 | カシオ計算機株式会社 | バンプ電極を備えた半導体装置の製造方法 |
-
1993
- 1993-11-05 JP JP5299057A patent/JP2698827B2/ja not_active Expired - Lifetime
-
1994
- 1994-11-01 US US08/332,697 patent/US5538920A/en not_active Expired - Lifetime
- 1994-11-03 DE DE69415927T patent/DE69415927T2/de not_active Expired - Lifetime
- 1994-11-03 EP EP94117365A patent/EP0652590B1/en not_active Expired - Lifetime
- 1994-11-04 TW TW083110171A patent/TW368685B/zh not_active IP Right Cessation
- 1994-11-04 MY MYPI94002929A patent/MY112712A/en unknown
- 1994-11-04 KR KR1019940028918A patent/KR0142136B1/ko not_active IP Right Cessation
- 1994-11-04 CN CN94118217A patent/CN1042986C/zh not_active Expired - Lifetime
- 1994-11-04 TW TW087104623A patent/TW368710B/zh not_active IP Right Cessation
-
1996
- 1996-03-29 US US08/623,990 patent/US5705856A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR0142136B1 (ko) | 1998-07-15 |
CN1042986C (zh) | 1999-04-14 |
EP0652590B1 (en) | 1999-01-13 |
TW368685B (en) | 1999-09-01 |
JP2698827B2 (ja) | 1998-01-19 |
US5705856A (en) | 1998-01-06 |
DE69415927T2 (de) | 1999-05-27 |
US5538920A (en) | 1996-07-23 |
EP0652590A1 (en) | 1995-05-10 |
MY112712A (en) | 2001-08-30 |
DE69415927D1 (de) | 1999-02-25 |
JPH07130750A (ja) | 1995-05-19 |
CN1108806A (zh) | 1995-09-20 |
TW368710B (en) | 1999-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950015677A (ko) | 반도체장치의 제조방법 | |
KR970030682A (ko) | 반도체장치 및 그 제조방법 | |
KR970030681A (ko) | 반도체장치의 제조방법 | |
KR930011432B1 (ko) | 접촉 홀의 형성방법 | |
TW200509740A (en) | Process for removing an organic layer during fabrication of an organic electronic device and the organic electronic device formed by the process | |
KR970077744A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
KR940001382A (ko) | 집적회로 보호용 폴리이미드 처리방법 | |
KR910005458A (ko) | 반도체장비의 제조방법 | |
KR900003974A (ko) | 반도체장치의 제조방법 | |
KR950034523A (ko) | 반도체장치 제조방법 | |
KR980005899A (ko) | 포토레지스트의 스트리핑방법 | |
KR960008568B1 (ko) | 반도체 콘텍트 제조방법 | |
KR970018098A (ko) | 비감광성 폴리이미드 수지 절연막의 콘택홀 형성방법 | |
KR970077523A (ko) | 다중금속막 형성방법 | |
KR960026300A (ko) | 미세 패턴 제조방법 | |
KR960026867A (ko) | 반도체소자의 제조방법 | |
KR880011917A (ko) | 반도체 장치의 제조방법 | |
KR970054532A (ko) | 반도체소자의 소자분리막 제조방법 | |
KR950034602A (ko) | 반도체장치의 다층배선 형성방법 | |
JPH11307525A (ja) | 半導体装置及びその製造方法 | |
KR960026127A (ko) | 고집적 반도체 소자의 리세스 어레이 형성 방법 | |
KR970077349A (ko) | 반도체 소자에서의 금속배선의 구조 및 그 제조 방법 | |
KR970013031A (ko) | 반도체 장치의 접촉창 형성방법 | |
KR970003479A (ko) | 반도체 장치의 매복접촉 형성방법 | |
KR960026180A (ko) | 반도체소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130307 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20140228 Year of fee payment: 17 |
|
EXPY | Expiration of term |