KR950021435A - 수지 봉지형 반도체 장치 및 그 제조 방법 - Google Patents
수지 봉지형 반도체 장치 및 그 제조 방법 Download PDFInfo
- Publication number
- KR950021435A KR950021435A KR1019940034902A KR19940034902A KR950021435A KR 950021435 A KR950021435 A KR 950021435A KR 1019940034902 A KR1019940034902 A KR 1019940034902A KR 19940034902 A KR19940034902 A KR 19940034902A KR 950021435 A KR950021435 A KR 950021435A
- Authority
- KR
- South Korea
- Prior art keywords
- resin
- semiconductor device
- semiconductor element
- heat dissipation
- heat dissipating
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 40
- 238000004519 manufacturing process Methods 0.000 title claims abstract 6
- 239000011347 resin Substances 0.000 claims abstract description 27
- 229920005989 resin Polymers 0.000 claims abstract description 27
- 230000017525 heat dissipation Effects 0.000 claims abstract description 15
- 238000005538 encapsulation Methods 0.000 claims abstract description 7
- 238000009413 insulation Methods 0.000 claims abstract 5
- 238000000034 method Methods 0.000 claims 5
- 239000000463 material Substances 0.000 claims 4
- 230000015572 biosynthetic process Effects 0.000 claims 3
- 238000002347 injection Methods 0.000 claims 2
- 239000007924 injection Substances 0.000 claims 2
- 230000005855 radiation Effects 0.000 claims 2
- 150000001875 compounds Chemical class 0.000 claims 1
- 238000005260 corrosion Methods 0.000 claims 1
- 230000007797 corrosion Effects 0.000 claims 1
- 239000012212 insulator Substances 0.000 claims 1
- 238000000465 moulding Methods 0.000 claims 1
- 238000009751 slip forming Methods 0.000 claims 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
- H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/1016—Shape being a cuboid
- H01L2924/10162—Shape being a cuboid with a square active surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
본 발명은 높은 방열 특성을 가지는 수지 봉지형 반도체 장치 및 그 제조방법에 관한 것으로, 본 발명에 따른 수지 봉지형 반도체 장치 (100)는 반도체 소자를 설치하기 위한 소자 설치면 (16)를 가지는 제 1방열부 (10)와, 이 제1방열부(10)의 상기 소자 설치면(16)에 접합된 반도체 소자(30)와, 이 반도체 소자(30)에 대해서 떨어져서 설치된 복수의 리드 (32)와, 이들 리드 (32)와 상기 반도체 소자 (30)의 전극 베드 (30a)를 전기적으로 접속하는 와이어(34)와, 상기 제1방열부(10)에 대향해서 위치하고, 상기 반도체 소자(30), 상기 리드(32) 및 상기 와이어(34)와 접촉하지 않는 상태로 설치된 제2방열부 (20)와, 상기 제1방열부 (10)와 상기 리드 (32)와의 사이에 설치된 제1 절연부(40)와, 상기 제2방열부(20)와 상기 리드(32) 사이에 설치된 제2절연부(44)와, 적어도 상기 제1, 제2방열부(10, 20) 및 상기 제1, 제2절연부(40, 44)의 바깥측에 형성된 수지 봉지부(57)를 포함하고, 상기 제1, 2방열부(10, 20)의 면 (14a) (24a)는 각각 수지 봉지부(50)로 부터 노출되어 있는 것을 특징으로 한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 제1실시예의 수지 봉지형 반도체 장치를 개략적으로 나타낸 종단면도이다.
제2도는 제1도에 있어서 수지 봉지부를 제거한 상태로 A-A선을 따라서 본 반도체 장치의 평면도이다,
제4도는 본 발명의 제2실시예에 따른 반도체 장치를 개략적으로 나타낸 종단면도이다,
제5도는 제4도에 나타낸 반도체 장치의 제2방열부를 개략적으로 나타낸 평면도이다.
제7도는 본 발명에 따른 제3실시예의 수지 봉지형 반도체 장치를 개략적으로 나타낸 종단면도이다.
제9도는 본 발명의 방열부의 변형예를 개략적으로 나타낸 종단면도이다.
Claims (17)
- 반도체 소자를 설치하기 위한 소자 설치면를 가지는 제1방열부와, 이 제1방열부의 상기 소자 설치면에 접합된 반도체 소자와, 이 반도체 소자에 대해서 떨어져서 설치된 복수의 리드와, 이들 리드와 상기 반도체 소자의 전극부를 전기적으로 접속하는 와이어와, 상기 제1방열부에 대향해서 위치하고, 상기 반도체 소자, 상기 리드 및 상기 와이어와 접촉하지 않는 상태로 설치된 제2방열부와, 상기 제1방열부와 상기 리드와의 사이에 설치된 제1절연부와, 상기 제2방열부와 상기 리드와의 사이에 설치된 제2절연부와, 적어도 상기 제1, 제2방열부 및 상기 제1, 제2절연부의 바깥측에 형성된 수지 봉지부를 포함하는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제1항에 있어서, 상기 제1절연부는 상기 제1방열부의 한쪽 면에 연속적으로 형성되며, 상기 제2절연부는 상기 제2방열부의 한쪽 면에 있어서 연속적으로 형성되며, 이들 절연부 및 방열부에 의해서 둘러싸인 공간내에 상기 반도체 소자, 상기 와이어 및 상기 리드의 선단부가 수용되어 있는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제2항에 있어서, 상기 공간내에 적어도 상기 반도체 소자의 소자 형성면은 수지층에 의해 피복되어 있는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제3항에 있어서, 상기 방열부중 적어도 한쪽은 수지 주입용 구멍을 가지며, 이 구멍을 통하여, 상기 공간내에 거의 완전하게 수지층이 봉압되어 있는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제3항 또는 제4항에 있어서, 상기 수지층은 1. 0×10-6~2.0×10-5cm/℃의 선팽창계수를 가지는 재료로 이루어진 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제1항 내지 제5항중 어느 한 항에 있어서, 상기 수지 봉지부는 1.0×10-5~2.0×10-5cm/℃의 선팽창계수를 가지는 재료로 이루어진 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제6항에 있어서, 상기 수지 봉지부는 1.3×10-5~1.6×10-5cm/℃의 선팽창계수를 가지는 재료로 이루어진 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제1항 내지 제7항중 어느 한항에 있어서, 상기 방열부중 적어도 한쪽은 직경이 큰 기부와 이 기부보다 직경이 작은 돌출부를 가지며, 상기 돌출부는 외부로 노출되어 있는 면을 가지는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제1항 내지 제8항중 어느 한항에 있어서, 상기 방열부중 적어도 한쪽은 상기 반도체 소자를 향하는 쪽의 면에 연속하는 가장자리 돌출부를 가지며, 이 가장자리 돌출부상에 상기 절연부가 형성된 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제8항 또는 제9항에 있어서, 상기 방열부중 적어도 한쪽은 상기 외부로 노출되어 있는 면에 상기 방열부와 다른 재료로 이루어진 부식 방지층을 가지는 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제8항 내지 제10항중 어느 한 항에 있어서, 상기 방열부중 적어도 한쪽은 상기 외부로 노출되어 있는 면에 오목부를 가진 것을 특징으로 하는 수지 봉지형 반도체 장치.
- 제1방열부의 소자 설치면에 제1절연부를 통하여 복수의 리드를 포함하는 리드 프레임을 고정함과 동시에 상기 소자 설치면상에 반도체 소자를 접합하며, 또한, 상기 리드와 상기 반도체 소자의 전극부를 와이어에 의해서 전기적으로 접속하는 제1공정 ; 상기 제1절연부에 대응하는 위치에 제2절연부를 설치함과 동시에 이 제2절연부를 통하여 제2방열부를 고정함에 의해 상기 제1, 제2방열부 및 상기 제1, 제2절연부로 둘러싸인 공간내에 적어도, 상기 반도체 소자, 상기 와이어 및 상기 리드의 선단부를 수용하는 제2공정; 수지의 몰딩에 의해 적어도 상기 제1, 제2방열부 및 상기 제1, 제2절연부의 바깥측의 수지 봉지부를 형성하는 제3공정으로 이루어지는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조방법.
- 제12항에 있어서, 상기 방열부중 적어도 한쪽은 수지 주입용 구멍을 가지며, 상기 제2공정 후에 상기 구멍을 통하여 상기 공간내에 수지를 넣어서, 적어도 상기 반도체 소자의 소자 형성면을 덮는 수지층을 형성하는 공정을 더 포함하는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조방법.
- 제13항에 있어서, 상기 수지층은 상기 공간내를 거의 완전하게 채우는 상태로 형성되는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조방법.
- 제12항에 있어서, 상기 제1공정 (a)후에 적어도 상기 반도체 소자의 소자 형성면을 덮는 수지층을 형성하는 공정을 더 포함하는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조방법.
- 제13항 내지 제15항중 어느 한 항에 있어서, 상기 수지층은 1.0×10-62.0×10-5cm/℃의 선팽창계수를 가지는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조 방법.
- 제12항 내지 제16항중 어느 한 항에 있어서, 상기 제3공정에 있어서, 상기 제1, 제2방열부는 각각 일부가 노출된 상태로 몰딩이 행해지는 것을 특징으로 하는 수지 봉지형 반도체 장치의 제조 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP31696393 | 1993-12-16 | ||
JP93-316963 | 1993-12-16 | ||
JP29874894A JP3362530B2 (ja) | 1993-12-16 | 1994-11-08 | 樹脂封止型半導体装置およびその製造方法 |
JP94-298748 | 1994-11-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950021435A true KR950021435A (ko) | 1995-07-26 |
KR100296664B1 KR100296664B1 (ko) | 2001-10-24 |
Family
ID=26561644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940034902A KR100296664B1 (ko) | 1993-12-16 | 1994-12-15 | 수지봉지형반도체장치및그제조방법 |
Country Status (6)
Country | Link |
---|---|
US (2) | US5594282A (ko) |
EP (1) | EP0658935B1 (ko) |
JP (1) | JP3362530B2 (ko) |
KR (1) | KR100296664B1 (ko) |
DE (1) | DE69430513T2 (ko) |
TW (1) | TW328156B (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980035920A (ko) * | 1996-11-15 | 1998-08-05 | 구자홍 | 에스오피타입 반도체 패키지 |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0723293B1 (en) * | 1994-12-16 | 2001-08-01 | Seiko Epson Corporation | Semiconductor device with a heat sink and method of producing the heat sink |
JP3054576B2 (ja) * | 1995-04-26 | 2000-06-19 | シャープ株式会社 | 半導体装置 |
JP3435925B2 (ja) * | 1995-08-25 | 2003-08-11 | ソニー株式会社 | 半導体装置 |
US5798570A (en) * | 1996-06-28 | 1998-08-25 | Kabushiki Kaisha Gotoh Seisakusho | Plastic molded semiconductor package with thermal dissipation means |
JP4118353B2 (ja) * | 1996-10-11 | 2008-07-16 | 株式会社デンソー | 樹脂封止型半導体装置の製造方法およびモールド金型 |
US6001672A (en) * | 1997-02-25 | 1999-12-14 | Micron Technology, Inc. | Method for transfer molding encapsulation of a semiconductor die with attached heat sink |
US6159764A (en) * | 1997-07-02 | 2000-12-12 | Micron Technology, Inc. | Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages |
US6072322A (en) * | 1997-12-30 | 2000-06-06 | Intel Corporation | Thermally enhanced test socket |
US6314639B1 (en) | 1998-02-23 | 2001-11-13 | Micron Technology, Inc. | Chip scale package with heat spreader and method of manufacture |
US7233056B1 (en) * | 1998-02-23 | 2007-06-19 | Micron Technology, Inc. | Chip scale package with heat spreader |
JPH11295172A (ja) * | 1998-04-06 | 1999-10-29 | Denso Corp | 半導体圧力センサ |
US6075288A (en) | 1998-06-08 | 2000-06-13 | Micron Technology, Inc. | Semiconductor package having interlocking heat sinks and method of fabrication |
US6326687B1 (en) * | 1998-09-01 | 2001-12-04 | Micron Technology, Inc. | IC package with dual heat spreaders |
US6117797A (en) | 1998-09-03 | 2000-09-12 | Micron Technology, Inc. | Attachment method for heat sinks and devices involving removal of misplaced encapsulant |
US6455354B1 (en) * | 1998-12-30 | 2002-09-24 | Micron Technology, Inc. | Method of fabricating tape attachment chip-on-board assemblies |
US6265771B1 (en) * | 1999-01-27 | 2001-07-24 | International Business Machines Corporation | Dual chip with heat sink |
JP3533159B2 (ja) | 2000-08-31 | 2004-05-31 | Nec化合物デバイス株式会社 | 半導体装置及びその製造方法 |
US7220615B2 (en) * | 2001-06-11 | 2007-05-22 | Micron Technology, Inc. | Alternative method used to package multimedia card by transfer molding |
US6444501B1 (en) * | 2001-06-12 | 2002-09-03 | Micron Technology, Inc. | Two stage transfer molding method to encapsulate MMC module |
US7145254B2 (en) * | 2001-07-26 | 2006-12-05 | Denso Corporation | Transfer-molded power device and method for manufacturing transfer-molded power device |
JP2003115565A (ja) * | 2001-10-05 | 2003-04-18 | Nec Yamagata Ltd | 半導体パッケージ及びその製造方法 |
JP3627738B2 (ja) * | 2001-12-27 | 2005-03-09 | 株式会社デンソー | 半導体装置 |
JP2003258141A (ja) * | 2002-02-27 | 2003-09-12 | Nec Compound Semiconductor Devices Ltd | 電子部品及びその製造方法 |
US20030223181A1 (en) * | 2002-05-28 | 2003-12-04 | Micron Technology, Inc. | Electronic device package |
JP3978424B2 (ja) * | 2003-12-10 | 2007-09-19 | トヨタ自動車株式会社 | 半導体モジュール、半導体装置および負荷駆動装置 |
JP4995764B2 (ja) * | 2008-04-25 | 2012-08-08 | 力成科技股▲分▼有限公司 | リード支持型半導体パッケージ |
JP5018909B2 (ja) * | 2009-06-30 | 2012-09-05 | 株式会社デンソー | 半導体装置 |
US8648932B2 (en) * | 2009-08-13 | 2014-02-11 | Olive Medical Corporation | System, apparatus and methods for providing a single use imaging device for sterile environments |
EP2550799A4 (en) * | 2010-03-25 | 2014-09-17 | Olive Medical Corp | SYSTEM AND METHOD FOR PROVIDING A SINGLE-WAY IMAGING DEVICE FOR MEDICAL ENVIRONMENTS |
JP5732286B2 (ja) * | 2011-03-16 | 2015-06-10 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
AU2012253253B2 (en) | 2011-05-12 | 2016-09-15 | DePuy Synthes Products, Inc. | Pixel array area optimization using stacking scheme for hybrid image sensor with minimal vertical interconnects |
US9462234B2 (en) | 2012-07-26 | 2016-10-04 | DePuy Synthes Products, Inc. | Camera system with minimal area monolithic CMOS image sensor |
EP2967286B1 (en) | 2013-03-15 | 2021-06-23 | DePuy Synthes Products, Inc. | Minimize image sensor i/o and conductor counts in endoscope applications |
WO2014145246A1 (en) | 2013-03-15 | 2014-09-18 | Olive Medical Corporation | Image sensor synchronization without input clock and data transmission clock |
JP5795411B2 (ja) * | 2014-08-06 | 2015-10-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
USD906271S1 (en) * | 2018-04-13 | 2020-12-29 | Rohm Co., Ltd. | Semiconductor module |
KR102163662B1 (ko) | 2018-12-05 | 2020-10-08 | 현대오트론 주식회사 | 양면 냉각 파워 모듈 및 이의 제조방법 |
DE102019104010A1 (de) | 2019-02-18 | 2020-08-20 | Infineon Technologies Austria Ag | Elektronisches modul mit verbesserter wärmeabfuhr und dessen herstellung |
CN112216658A (zh) * | 2019-07-10 | 2021-01-12 | 恩智浦美国有限公司 | 具有适应各种管芯尺寸的引线框架的半导体器件 |
USD937231S1 (en) * | 2020-04-06 | 2021-11-30 | Wolfspeed, Inc. | Power semiconductor package |
JP1711418S (ja) * | 2021-10-13 | 2022-03-31 | 半導体素子 | |
USD1009818S1 (en) * | 2021-10-13 | 2024-01-02 | Rohm Co., Ltd. | Semiconductor device |
Family Cites Families (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL280148A (ko) * | 1961-06-26 | |||
US3290564A (en) * | 1963-02-26 | 1966-12-06 | Texas Instruments Inc | Semiconductor device |
US3965277A (en) * | 1972-05-09 | 1976-06-22 | Massachusetts Institute Of Technology | Photoformed plated interconnection of embedded integrated circuit chips |
JPS52124865A (en) * | 1976-04-13 | 1977-10-20 | Sharp Corp | Semiconductor device |
JPS54124678A (en) * | 1978-03-20 | 1979-09-27 | Nec Corp | Lead frame |
JPS56122134A (en) * | 1980-02-29 | 1981-09-25 | Toshiba Corp | Resin-sealed type semiconductor device |
JPS57136352A (en) * | 1981-02-18 | 1982-08-23 | Toshiba Corp | Semiconductor device of resin potted type |
JPS5812341A (ja) * | 1981-07-16 | 1983-01-24 | Toshiba Corp | 半導体装置 |
JPS59207645A (ja) * | 1983-05-11 | 1984-11-24 | Toshiba Corp | 半導体装置およびリ−ドフレ−ム |
JPS60223136A (ja) * | 1984-04-20 | 1985-11-07 | Hitachi Ltd | 半導体装置 |
DE3578830D1 (de) * | 1984-06-14 | 1990-08-30 | Advanced Micro Devices Inc | Mehrschicht-waermesenkpackung fuer integrierte schaltung. |
JPS61166051A (ja) * | 1985-01-17 | 1986-07-26 | Matsushita Electronics Corp | 樹脂封止型半導体装置 |
JPS6297358A (ja) * | 1985-10-23 | 1987-05-06 | Mitsubishi Electric Corp | 樹脂封止形半導体集積回路装置 |
US4684975A (en) * | 1985-12-16 | 1987-08-04 | National Semiconductor Corporation | Molded semiconductor package having improved heat dissipation |
JPS63179557A (ja) * | 1987-01-20 | 1988-07-23 | Nec Corp | 半導体装置用リ−ドフレ−ム |
JPS63240053A (ja) * | 1987-03-27 | 1988-10-05 | Mitsubishi Electric Corp | 半導体装置 |
US4961106A (en) * | 1987-03-27 | 1990-10-02 | Olin Corporation | Metal packages having improved thermal dissipation |
US4942497A (en) * | 1987-07-24 | 1990-07-17 | Nec Corporation | Cooling structure for heat generating electronic components mounted on a substrate |
US5068712A (en) * | 1988-09-20 | 1991-11-26 | Hitachi, Ltd. | Semiconductor device |
US5181097A (en) * | 1988-06-10 | 1993-01-19 | Hitachi, Ltd. | Plastic molded type electronic device |
US5050040A (en) * | 1988-10-21 | 1991-09-17 | Texas Instruments Incorporated | Composite material, a heat-dissipating member using the material in a circuit system, the circuit system |
JPH02137249A (ja) * | 1988-11-17 | 1990-05-25 | Mitsubishi Electric Corp | 半導体装置 |
US5157478A (en) * | 1989-04-19 | 1992-10-20 | Mitsubishi Denki Kabushiki Kaisha | Tape automated bonding packaged semiconductor device incorporating a heat sink |
JPH02307251A (ja) * | 1989-05-22 | 1990-12-20 | Nec Corp | 樹脂封止型半導体装置 |
US5208188A (en) * | 1989-10-02 | 1993-05-04 | Advanced Micro Devices, Inc. | Process for making a multilayer lead frame assembly for an integrated circuit structure and multilayer integrated circuit die package formed by such process |
JPH0719876B2 (ja) * | 1989-12-04 | 1995-03-06 | 株式会社東芝 | 半導体装置 |
JP2517691B2 (ja) * | 1990-01-29 | 1996-07-24 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
JPH03259914A (ja) * | 1990-03-09 | 1991-11-20 | Hitachi Ltd | 半導体封止用樹脂組成物および該組成物を用いた半導体装置 |
JP2850462B2 (ja) * | 1990-03-29 | 1999-01-27 | セイコーエプソン株式会社 | 半導体装置及びその製造方法 |
JPH0410558A (ja) * | 1990-04-27 | 1992-01-14 | Hitachi Ltd | 放熱体付き半導体装置 |
JPH0411758A (ja) * | 1990-04-28 | 1992-01-16 | Mitsubishi Electric Corp | 半導体装置 |
JPH0427145A (ja) * | 1990-05-22 | 1992-01-30 | Seiko Epson Corp | 半導体装置 |
US5227662A (en) * | 1990-05-24 | 1993-07-13 | Nippon Steel Corporation | Composite lead frame and semiconductor device using the same |
DE4017697C2 (de) * | 1990-06-01 | 2003-12-11 | Bosch Gmbh Robert | Elektronisches Bauelement, Verfahren zu dessen Herstellung und Verwendung |
US5202288A (en) * | 1990-06-01 | 1993-04-13 | Robert Bosch Gmbh | Method of manufacturing an electronic circuit component incorporating a heat sink |
JP2983620B2 (ja) * | 1990-07-20 | 1999-11-29 | 株式会社日立製作所 | 半導体装置及びその製造方法 |
JP3047986B2 (ja) * | 1990-07-25 | 2000-06-05 | 株式会社日立製作所 | 半導体装置 |
JP2725448B2 (ja) * | 1990-08-01 | 1998-03-11 | 三菱電機株式会社 | 半導体装置 |
US5105259A (en) * | 1990-09-28 | 1992-04-14 | Motorola, Inc. | Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation |
JPH04158556A (ja) * | 1990-10-22 | 1992-06-01 | Toshiba Corp | 樹脂封止型半導体装置 |
JPH04162556A (ja) * | 1990-10-25 | 1992-06-08 | Mitsubishi Electric Corp | リードフレーム及びその製造方法 |
DE69128601T2 (de) * | 1990-10-26 | 1998-06-04 | Sumitomo Electric Industries | Verfahren zum Herstellen von wärmestrahlender Substraten zum Montieren von Halbleitern und gemäss diesem Verfahren hergestellte Halbleiterpackung |
JPH04185556A (ja) * | 1990-11-20 | 1992-07-02 | Naldec Kk | リアデフォッガ装置 |
JP2841854B2 (ja) * | 1990-11-29 | 1998-12-24 | セイコーエプソン株式会社 | 半導体装置 |
JPH04316357A (ja) * | 1991-04-15 | 1992-11-06 | Sony Corp | 樹脂封止型半導体装置 |
US5172213A (en) * | 1991-05-23 | 1992-12-15 | At&T Bell Laboratories | Molded circuit package having heat dissipating post |
US5200809A (en) * | 1991-09-27 | 1993-04-06 | Vlsi Technology, Inc. | Exposed die-attach heatsink package |
JP2602380B2 (ja) * | 1991-10-23 | 1997-04-23 | 富士通株式会社 | 半導体装置及びその製造方法 |
JPH05160304A (ja) * | 1991-12-06 | 1993-06-25 | Toshiba Corp | 半導体装置 |
JPH05211262A (ja) * | 1992-01-08 | 1993-08-20 | Nec Corp | 樹脂封止型半導体装置 |
US5328870A (en) * | 1992-01-17 | 1994-07-12 | Amkor Electronics, Inc. | Method for forming plastic molded package with heat sink for integrated circuit devices |
US5262927A (en) * | 1992-02-07 | 1993-11-16 | Lsi Logic Corporation | Partially-molded, PCB chip carrier package |
JPH06120374A (ja) * | 1992-03-31 | 1994-04-28 | Amkor Electron Inc | 半導体パッケージ構造、半導体パッケージ方法及び半導体パッケージ用放熱板 |
JP3572628B2 (ja) * | 1992-06-03 | 2004-10-06 | セイコーエプソン株式会社 | 半導体装置及びその製造方法 |
JP3322429B2 (ja) * | 1992-06-04 | 2002-09-09 | 新光電気工業株式会社 | 半導体装置 |
US5367196A (en) * | 1992-09-17 | 1994-11-22 | Olin Corporation | Molded plastic semiconductor package including an aluminum alloy heat spreader |
JP2848151B2 (ja) * | 1992-08-20 | 1999-01-20 | トヨタ自動車株式会社 | ディファレンシャル装置のバックラッシシム選択方法 |
JPH0697326A (ja) * | 1992-09-14 | 1994-04-08 | Apic Yamada Kk | 半導体装置およびその放熱部材 |
JPH06275759A (ja) * | 1993-03-17 | 1994-09-30 | Fujitsu Ltd | 半導体装置及びその製造方法 |
-
1994
- 1994-11-08 JP JP29874894A patent/JP3362530B2/ja not_active Expired - Fee Related
- 1994-11-21 TW TW083110803A patent/TW328156B/zh not_active IP Right Cessation
- 1994-12-14 US US08/358,621 patent/US5594282A/en not_active Expired - Lifetime
- 1994-12-15 KR KR1019940034902A patent/KR100296664B1/ko not_active IP Right Cessation
- 1994-12-16 EP EP94119957A patent/EP0658935B1/en not_active Expired - Lifetime
- 1994-12-16 DE DE69430513T patent/DE69430513T2/de not_active Expired - Fee Related
-
1996
- 1996-10-11 US US08/731,239 patent/US5891759A/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19980035920A (ko) * | 1996-11-15 | 1998-08-05 | 구자홍 | 에스오피타입 반도체 패키지 |
Also Published As
Publication number | Publication date |
---|---|
JP3362530B2 (ja) | 2003-01-07 |
DE69430513T2 (de) | 2002-10-31 |
EP0658935A2 (en) | 1995-06-21 |
EP0658935B1 (en) | 2002-05-02 |
US5891759A (en) | 1999-04-06 |
JPH07226459A (ja) | 1995-08-22 |
TW328156B (en) | 1998-03-11 |
KR100296664B1 (ko) | 2001-10-24 |
EP0658935A3 (en) | 1996-07-10 |
US5594282A (en) | 1997-01-14 |
DE69430513D1 (de) | 2002-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950021435A (ko) | 수지 봉지형 반도체 장치 및 그 제조 방법 | |
US4507675A (en) | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor | |
KR930003335A (ko) | 반도체 칩모듈 및 그 제조방법 | |
KR920001696A (ko) | 반도체 다이를 절연시키기 위한 히트 싱크 및 다중 장착 패드 리드 프레임 패키지 및 그 방법 | |
KR950030323A (ko) | 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈 | |
US5479050A (en) | Leadframe with pedestal | |
KR900017153A (ko) | 반도체 장치 및 그 제조방법 | |
KR970067736A (ko) | 리이드 프레임과 그것을 사용한 반도체장치 및 그 제조방법 | |
KR910019184A (ko) | 반도체 장치와 그 제조방법, 리이드프레임 및 메모리 카드와 그 제조방법 | |
KR960005972A (ko) | 수지 밀폐형 반도체 장치 및 그 제조 방법 | |
KR960019676A (ko) | 수지 봉지형 반도체 장치 및 그 제조 방법 | |
KR19980032479A (ko) | 표면 설치 to-220 패키지 및 그의 제조 공정 | |
KR920010850A (ko) | 수지봉지형 반도체장치와 그 제조방법 | |
KR900019205A (ko) | 반도체장치 및 그 제조방법 | |
KR940020539A (ko) | 저 인덕턴스 반도체 패키지(Low inductance semiconductor package) | |
KR970701430A (ko) | 교차하는 본딩 와이어의 취급용 리드 프레임(lead frame for handling crossing bonding wires) | |
US4196444A (en) | Encapsulated power semiconductor device with single piece heat sink mounting plate | |
JPS60128646A (ja) | 絶縁型パワートランジスタの製造方法 | |
KR970067782A (ko) | 유기 응력 이완층에 의해 균열없이 플라스틱 패키지내에 성형된 반도체 장치 | |
JPS6223097Y2 (ko) | ||
JPH05326796A (ja) | 半導体装置用パッケージ | |
JPS61198658A (ja) | 樹脂封止型半導体装置 | |
KR950015731A (ko) | 반도체 장치용 패키지 및 그 제조방법 | |
JPH0318741B2 (ko) | ||
JP2927246B2 (ja) | 樹脂封止型回路部品 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090508 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |