WO2009125779A1 - 半導体装置及び半導体装置の製造方法 - Google Patents
半導体装置及び半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2009125779A1 WO2009125779A1 PCT/JP2009/057162 JP2009057162W WO2009125779A1 WO 2009125779 A1 WO2009125779 A1 WO 2009125779A1 JP 2009057162 W JP2009057162 W JP 2009057162W WO 2009125779 A1 WO2009125779 A1 WO 2009125779A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal foil
- metal
- disposed
- main surface
- semiconductor element
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 370
- 238000000034 method Methods 0.000 title claims description 37
- 238000004519 manufacturing process Methods 0.000 title claims description 33
- 229910052751 metal Inorganic materials 0.000 claims abstract description 428
- 239000002184 metal Substances 0.000 claims abstract description 428
- 239000011888 foil Substances 0.000 claims abstract description 280
- 239000000758 substrate Substances 0.000 claims abstract description 152
- 229920005989 resin Polymers 0.000 claims description 68
- 239000011347 resin Substances 0.000 claims description 68
- 238000007789 sealing Methods 0.000 claims description 63
- 230000008021 deposition Effects 0.000 claims description 4
- 229910000679 solder Inorganic materials 0.000 description 53
- 239000010949 copper Substances 0.000 description 27
- 239000000443 aerosol Substances 0.000 description 25
- 230000005855 radiation Effects 0.000 description 25
- 239000000463 material Substances 0.000 description 19
- 238000000151 deposition Methods 0.000 description 18
- 230000015572 biosynthetic process Effects 0.000 description 17
- 229910052581 Si3N4 Inorganic materials 0.000 description 14
- 229910052802 copper Inorganic materials 0.000 description 14
- 238000010586 diagram Methods 0.000 description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 14
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 13
- 239000002245 particle Substances 0.000 description 13
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 12
- 239000000919 ceramic Substances 0.000 description 10
- 150000001875 compounds Chemical class 0.000 description 9
- 230000008569 process Effects 0.000 description 9
- 230000017525 heat dissipation Effects 0.000 description 8
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 238000009413 insulation Methods 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- 239000004332 silver Substances 0.000 description 6
- 238000005476 soldering Methods 0.000 description 6
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 5
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 238000003466 welding Methods 0.000 description 5
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 229910010293 ceramic material Inorganic materials 0.000 description 3
- XLJMAIOERFSOGZ-UHFFFAOYSA-M cyanate Chemical compound [O-]C#N XLJMAIOERFSOGZ-UHFFFAOYSA-M 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 229910010272 inorganic material Inorganic materials 0.000 description 3
- 239000011147 inorganic material Substances 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- 239000007921 spray Substances 0.000 description 3
- 238000005507 spraying Methods 0.000 description 3
- 229910052787 antimony Inorganic materials 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000012159 carrier gas Substances 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000002120 nanofilm Substances 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 239000003507 refrigerant Substances 0.000 description 1
- 238000009420 retrofitting Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/11—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/117—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/1579—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention relates to a semiconductor device and a method for manufacturing the semiconductor device, and more particularly to a semiconductor device on which a power semiconductor element is mounted and a method for manufacturing the semiconductor device.
- Inverter devices uninterruptible power supply devices, machine tools, industrial robots, and the like, semiconductor devices (semiconductor packages) equipped with power semiconductor elements are used independently of the main device.
- FIG. 16 is a main part view of a semiconductor device on which a power semiconductor element is mounted.
- the semiconductor device 100 forms a parallel connection circuit by bringing a main electrode of an IGBT (Insulated Gate Bipolar Transistor) element 110Na and an electrode of a diode 110Nb into contact with each other between a metal bar 130a and a metal bar 130b,
- a parallel connection circuit is configured by bringing the main electrode of the IGBT element 110Pa and the electrode of the diode 110Pb into contact with each other between the metal bar 130b and the metal bar 130c, and the parallel connection circuits are connected in series via the metal bar 130b.
- Each of the IGBT elements and the diodes is electrically connected to each metal bar by the contraction pressure of the sealing resin 150 (see, for example, Patent Document 1).
- the semiconductor device 100 having such a configuration, the heat generated from the IGBT element 110Na and the diode 110Nb is easily transferred to the radiation fin 170N side. Further, the heat generated from the IGBT element 110Pa and the diode 110Pb is easily transferred to the radiation fin 170P side. As described above, the semiconductor device 100 has a structure in which heat is transferred to one surface side of each semiconductor element that generates heat, and heat dissipation is likely to occur.
- Patent Documents 2 and 3 Conventionally, proposals have been made to try to dissipate heat from the upper and lower surfaces of a semiconductor element (see, for example, Patent Documents 2 and 3).
- a semiconductor element is passed through an insulating layer formed by a thermal compound, a resin sheet, or an aerosol deposition method.
- a technique of thermally connecting to a cooling body is known (see, for example, Patent Document 4).
- JP 2006-134990 A Japanese Patent Laid-Open No. 2004-22844 JP 2007-173680 A JP 2006-165498 A
- heat dissipation may not be sufficient and the reliability of the device may be reduced, or thinning and downsizing of the device may be hindered to improve heat dissipation was there.
- the present invention has been made in view of the above points, and provides a semiconductor device capable of efficiently dissipating heat generated from a mounted semiconductor element, and a method for manufacturing such a semiconductor device. With the goal.
- a first metal foil having a first insulating plate and a portion disposed in an area inside the end portion of the first main surface of the first insulating plate.
- a first substrate having a second metal foil having a portion disposed in an area inside an end portion of the second main surface of the first insulating plate, a second insulating plate, and the second insulating plate
- a third metal foil having a portion disposed in an inner region from the end portion of the first main surface, and a portion disposed in an inner region from the end portion of the second main surface of the second insulating plate.
- a fourth metal foil a second substrate disposed so that the third metal foil faces the first metal foil, and the first and second substrates, and the first metal foil.
- a semiconductor element having a first main electrode electrically connected to the metal foil and a second main electrode electrically connected to the third metal foil; and sealing the semiconductor element Sealing resin, and the sealing resin includes end surfaces and side surfaces outside the first and second metal foils of the first insulating plate, and the third and fourth of the second insulating plate. The end surface and side surface outside the metal foil and the side surfaces of the second and fourth metal foils are covered, the main surface of the second metal foil opposite to the first insulating plate side, and the fourth metal A main surface of the foil opposite to the second insulating plate is exposed from the sealing resin.
- a semiconductor device is provided.
- the first metal plate is disposed between the first metal plate, the second metal plate disposed to face the first metal plate, and the first and second metal plates. And a semiconductor element electrically connected to the second metal plate, an insulating first deposited layer formed on a main surface of the first metal plate opposite to the semiconductor element, and the second metal plate.
- a semiconductor device comprising: an insulating second deposited layer formed on a main surface opposite to the semiconductor element side of the metal plate.
- the first and second metal foils are disposed on one principal surface of the first insulating plate to form the first substrate, and the first semiconductor element is disposed on the one principal surface.
- the first main electrode made to face the first metal foil, and electrically connecting the first main electrode and the first metal foil; and disposed on one main surface of the second semiconductor element A second main electrode facing the second metal foil, electrically connecting the second main electrode and the second metal foil, and a third and fourth metal on one main surface of the second insulating plate; A step of forming a second substrate by disposing a foil; and disposing the third and fourth metal foils of the second substrate on the surface of the first substrate on which the first and second semiconductor elements are disposed.
- the third main electrode disposed on the main surface opposite to the main surface on which the first main electrode of the first semiconductor element is disposed is electrically connected to the third metal foil.
- a fourth main electrode disposed on a main surface opposite to a main surface on which the second main electrode of the second semiconductor element is disposed, and the fourth metal foil is provided.
- the first and second metal foils are disposed on one principal surface of the first insulating plate to form the first substrate, and the first semiconductor element is disposed on the one principal surface.
- a step of electrically connecting the first main electrode and the first metal foil to face the first metal foil, and a third metal foil on one main surface of the second insulating plate Forming a second substrate, and a second main electrode disposed on one main surface of the second semiconductor element facing the third metal foil, the second main electrode and the third
- the third main electrode disposed on the main surface opposite to the main surface on which the first main electrode is disposed of the element and the third metal foil are electrically connected, and the second half Electrically connecting the fourth main electrode disposed on the main surface opposite to the main surface on which the second main electrode of the body element is disposed and the second metal foil.
- a step of forming a first substrate by disposing a first metal foil on one main surface of a first insulating plate, and a step of disposing a first substrate on one main surface of the first semiconductor element A first main electrode opposed to the first metal foil, electrically connecting the first main electrode and the first metal foil, and a second main electrode disposed on one main surface of the second semiconductor element; An electrode facing the first metal foil, electrically connecting the second main electrode and the first metal foil, and a second metal foil disposed on one main surface of the second insulating plate; A step of forming a second substrate; and an arrangement surface side of the second metal foil of the second substrate is opposed to an arrangement surface side of the first and second semiconductor elements of the first substrate, A third main electrode disposed on a main surface opposite to the main surface on which the first main electrode of the semiconductor element is disposed, and a main surface on which the second main electrode of the second semiconductor element is disposed. And anti And a fourth main electrode disposed on the main surface side, a method
- a highly reliable semiconductor device capable of efficiently dissipating heat generated from a mounted semiconductor element to the upper and lower main surfaces of the semiconductor device is realized. It becomes possible.
- FIG. 1 is a schematic diagram of a semiconductor device according to a first embodiment.
- FIG. 2 is a schematic diagram for explaining a main part of the semiconductor device manufacturing method according to the first embodiment (No. 1);
- FIG. 6 is a schematic diagram for explaining a main part of the semiconductor device manufacturing method according to the first embodiment (No. 2);
- FIG. 6 is a schematic diagram for explaining a main part of the semiconductor device manufacturing method according to the first embodiment (No. 3);
- FIG. 6 is a schematic diagram for explaining a main part of the semiconductor device manufacturing method according to the first embodiment (No. 4); It is a principal part schematic diagram explaining another manufacturing method of the semiconductor device which concerns on 1st Embodiment (the 1).
- FIG. 6 is a schematic diagram for explaining a main part of the semiconductor device according to the first embodiment for explaining another manufacturing method thereof (part 3); It is principal part sectional drawing of the structural example of the semiconductor device which has a laminated structure. It is the schematic of the semiconductor device which concerns on 2nd Embodiment. It is the schematic of the semiconductor device which concerns on 3rd Embodiment. It is explanatory drawing of an example of the insulating layer formation process using the aerosol deposition method. It is explanatory drawing of another example of the insulating layer formation process using the aerosol deposition method. It is the schematic of the semiconductor device which concerns on 4th Embodiment. It is the schematic of the semiconductor device which concerns on 5th Embodiment. It is a principal part figure of the semiconductor device carrying a power semiconductor element.
- FIG. 1 is a schematic view of a semiconductor device according to the first embodiment.
- an insulating substrate 10A is used as a base, and a tin (Sn) -silver (Ag) -based lead-free solder layer 11 is provided on the insulating substrate 10A.
- At least one semiconductor element 20 is mounted.
- the insulating substrate 10A includes an insulating plate 10aa, a metal foil 10ab disposed on the lower surface of the insulating plate 10aa, and metal foils 10ac and 10ad disposed on the upper surface of the insulating plate 10aa.
- the metal foil 10ab and the metal foils 10ac and 10ad are selectively disposed on the upper and lower surfaces of the insulating plate 10aa with the insulating plate 10aa interposed therebetween.
- the metal foil 10ab disposed on the lower surface of the insulating plate 10aa has a portion disposed in a region inside the end portion of the lower surface of the insulating plate 10aa.
- the metal foils 10ac and 10ad disposed on the upper surface of 10aa have a portion disposed in a region inside the end portion of the upper surface of the insulating plate 10aa.
- the metal foil 10ab is disposed in a predetermined region on the lower surface as described above, and the metal foils 10ac and 10ad are disposed in a predetermined region on the upper surface of the insulating plate 10aa.
- metal foil 10ab, 10ac, 10ad when using metal which has copper (Cu) or copper (Cu) as a main component for metal foil 10ab, 10ac, 10ad arrange
- DCB Direct Copper Bonding
- solder material of the solder layer 11 provided between the insulating substrate 10A and the semiconductor element 20 in addition to the above-mentioned tin (Sn) -silver (Ag) lead-free solder, tin (Sn) -antimony ( Sb) -based lead-free solder may be used.
- tin (Sn) -antimony (Sb) -based lead-free solder it is possible to further improve the characteristics against thermal fatigue.
- the semiconductor element 20 is a so-called power semiconductor element, and corresponds to, for example, an RC (Reverse Conducting) -IGBT element.
- RC-IGBT element for example, a normal IGBT element, a power MOSFET (Metal / Oxide / Semiconductor / Field / Effect / Transistor) element, an FWD (Free Wheeling / Diode) element, or the like is disposed as the semiconductor element 20.
- MOSFET Metal / Oxide / Semiconductor / Field / Effect / Transistor
- FWD Free Wheeling / Diode
- one main electrode (for example, collector electrode) of the semiconductor element 20 is joined to the metal foil 10 ac through the solder layer 11.
- a metal plate 30 functioning as a heat spreader or a lead frame is joined via a lead-free solder layer 12.
- the control electrode (not shown) of the semiconductor element 20 separately provided on the side of the other main electrode (for example, emitter electrode) is electrically connected to the metal foil 10ad through the metal wire 20w. Has been.
- the insulating substrate 10B includes an insulating plate 10ba, a metal foil 10bb disposed on the upper surface of the insulating plate 10ba, and a metal foil 10bc disposed on the lower surface of the insulating plate 10ba.
- the metal foil 10bb and the metal foil 10bc are selectively disposed on the upper and lower surfaces of the insulating plate 10ba with the insulating plate 10ba interposed therebetween.
- the metal foil 10bb disposed on the upper surface of the insulating plate 10ba has a portion disposed in a region inside the end portion of the upper surface of the insulating plate 10ba.
- the metal foil 10bc disposed on the lower surface of 10ba has a portion disposed in a region inside the end of the lower surface of the insulating plate 10ba.
- the metal foil 10bb is disposed in a predetermined region on the upper surface as described above, and the metal foil 10bc is disposed in a predetermined region on the lower surface of the insulating plate 10ba.
- metal foil 10bb, 10bc uses DCB method, for example Can be formed on the insulating plate 10ba.
- the metal plate 30 disposed above the insulating substrate 10A and the metal foil 10bc of the insulating substrate 10B are joined via the lead-free solder layer 13.
- the insulating substrates 10A and 10B, the metal plate 30, and the semiconductor element 20 are in an electrically and thermally connected state.
- the sealing resin 50 is disposed in the gaps and side surfaces of the insulating substrates 10A and 10B for the purpose of protecting the insulating substrates 10A and 10B, the semiconductor element 20, and the metal wires 20w. ing.
- the main surfaces of the metal foils 10ab and 10bb disposed on the opposite sides of the insulating substrates 10A and 10B to the semiconductor element 20 side are not covered with the sealing resin 50, but are exposed from the sealing resin 50 and exposed. It is in the state which did.
- a flat surface is formed on the main surfaces of the metal foils 10ab and 10bb and the main surface formed by a part of the sealing resin 50 (the surface along the broken line AB in the figure). Yes.
- the sealing resin 50 seals the semiconductor element 20, and the side surface of the metal foil 10ab disposed on the lower surface of the insulating plate 10aa and the metal foil 10ab of the insulating plate 10aa are disposed.
- the end surface of the lower surface, the side surface of the insulating plate 10aa, the end surface of the upper surface of the insulating plate 10aa where the metal foils 10ac, 10ad are not disposed, and the side surface and the upper surface of the metal foils 10ac, 10ad are covered. Is formed.
- the sealing resin 50 includes the side surface of the metal foil 10bb disposed on the upper surface of the insulating plate 10ba, the end surface of the upper surface where the metal foil 10bb of the insulating plate 10ba is not disposed, the side surface of the insulating plate 10ba, The end surface of the lower surface of the insulating plate 10ba where the metal foil 10bc is not disposed, and the side surface and the lower surface of the metal foil 10bc are covered.
- the sealing resin 50 covers the step formed by the insulating plate 10aa and the metal foils 10ab, 10ac, 10ad at the end of the insulating substrate 10A, and similarly, at the end of the insulating substrate 10B. It is formed so as to cover the step formed by the insulating plate 10ba and the metal foils 10bb and 10bc.
- the contact area between the end portions of the insulating substrates 10A and 10B and the sealing resin 50 does not form such a step, that is, compared to the case where the side surfaces of the insulating plate and the metal foil are aligned, To increase. Accordingly, the adhesion between the insulating substrates 10A and 10B and the sealing resin 50 can be improved.
- the oxygen of the insulating plates 10aa and 10ba is in close contact with the sealing resin 50. It is possible to contribute and further improve the adhesion.
- the step is not formed by aligning the side surfaces of the insulating plate and the metal foil.
- the creepage distance between the lower surface metal foil 10ab and the upper surface metal foils 10ac and 10ad is increased, and therefore the insulation properties thereof are improved.
- the step is formed by the insulating plate 10ba and the metal foils 10bb and 10bc in the end portion of the insulating substrate 10B in this way, the upper surface of the metal foil 10bb and the lower surface of the lower surface are compared with the case where the steps are not formed.
- the creepage distance with the metal foil 10bc is increased, and the insulation properties thereof are improved.
- the end portions of the insulating substrates 10A and 10B where such a step exists are covered with the sealing resin 50, the insulation is further improved.
- the radiating fins 40 are thermally connected to the metal foil 10ab disposed on the insulating substrate 10A via the connection member 17. Further, the radiation fin 40 is thermally connected to the metal foil 10bb disposed on the insulating substrate 10B via the connection member 17.
- a conductive compound, a tin (Sn) -silver (Ag) -based lead-free solder material, or a tin (Sn) -lead (Pb) -based solder material is applied to the connection member 17. .
- connection member 17 can be formed on the entire flat surface along the broken line AB, and, for example, between the metal foil 10ab and the radiation fin 40 and between the metal foil 10bb and the radiation fin 40. Alternatively, they can be selectively formed. In addition, when a solder material is used for the connection member 17, since the reflow process is performed, the metal foils 10ab and 10bb and the heat radiation fin 40 can be firmly bonded via the solder material.
- the radiating fin 40 may be a water-cooled type that allows a liquid such as water to flow through the flow path 40a, or an air-cooled type that allows a gas such as air to flow as the refrigerant. Further, if necessary, the heat radiating fins 40 may be directly pressed and joined to the metal foils 10ab and 10bb without the connection member 17 by sandwiching from the outside.
- a ceramic material containing at least one of silicon nitride (SiN), alumina (Al 2 O 3 ), and aluminum nitride (AlN) is applied to the insulating plates 10aa and 10ba.
- a metal having copper (Cu) or copper (Cu) as a main component is applied to the metal foils 10ab, 10ac, 10ad, 10bb, and 10bc.
- a material mainly composed of copper (Cu) or aluminum (Al) or an alloy thereof is applied for the heat radiation fin 40.
- the metal wire 20w aluminum (Al) or gold (Au) is applied to the metal wire 20w.
- the sealing resin 50 for example, any one of silicon gel, epoxy resin, cyanate resin, and silicon resin is applied. If necessary, the resin may contain a filler material (boron nitride (BN), aluminum nitride (AlN), silicon nitride (SiN), etc.) made of an inorganic material.
- BN boron nitride
- AlN aluminum nitride
- SiN silicon nitride
- the insulating plates 10aa and 10ba have a thickness of 0.2 mm to 0.7 mm, and the metal foils 10ab, 10ac, 10ad, 10bb and 10bc have a thickness of 0.2 mm to 1.0 mm.
- the semiconductor device 1 has good electrical connection with the metal foil 10ac disposed on the insulating substrate 10A and the metal foil 10bc disposed on the insulating substrate 10B at the upper and lower main electrodes of the semiconductor element 20.
- heat generated from the semiconductor element 20 can be efficiently transferred from the upper and lower main surfaces of the semiconductor element 20 to the upper and lower heat radiation fins 40 via the insulating substrate 10A and the insulating substrate 10B. Thereby, the reliability of the semiconductor device 1 can be improved.
- the solder layer interposed between the members is formed by subjecting a paste-like or sheet-like solder material to a so-called reflow treatment, although illustration is omitted here for convenience. By forming the solder layer, electrical connection between the members is ensured.
- FIG. 2 is a schematic view of the relevant part for explaining the method for manufacturing the semiconductor device according to the first embodiment.
- FIG. 2A illustrates a plan view of a part of a semiconductor device
- FIG. 2B illustrates a cross-sectional view taken along the line X1-Y1 in FIG.
- FIG. 2C illustrates an X2-Y2 cross-sectional arrow view of FIG.
- a metal foil 10ab is arranged on the lower surface of the insulating plate 10aa by, for example, DCB method, and metal foils 10aca, 10acb, 10ad are arranged on the upper surface of the insulating plate 10aa, for example, by DCB method to form an insulating substrate 10A. To do.
- Each of the metal foils 10aca and 10acb extends from the end of the insulating plate 10aa.
- collector electrodes on the lower surfaces of the semiconductor elements 20a and 20b which are RC-IGBT elements, are joined to the metal foils 10aca and 10acb through the solder layer 11, respectively.
- a metal plate 30a functioning as a lead frame is joined to the emitter electrode 20ae disposed on the upper surface side of the semiconductor element 20a via the solder layer 12.
- a metal plate 30b functioning as a heat spreader is joined to the emitter electrode 20be disposed on the upper surface side of the semiconductor element 20b via the solder layer 12.
- control electrode 20g of the semiconductor elements 20a and 20b and the metal foil 10ad are electrically connected through the metal wire 20w.
- the metal plate 30a joined to the emitter electrode 20ae of the semiconductor element 20a extends from the emitter electrode 20ae toward the semiconductor element 20b, and terminates the metal plate 30a. Is electrically connected to the metal foil 10acb.
- the electrical connection between the terminal end and the metal foil 10acb can be performed by soldering, ultrasonic bonding, or laser welding.
- the metal plates 30a and 30b joined to the emitter electrodes 20ae and 20be are preferably adjusted so that their heights (for example, the height from the main surface of the insulating plate 10aa) are the same.
- the external connection terminal 10p serving as the positive electrode input terminal is electrically connected to a portion of the metal foil 10aca extended from the insulating plate 10aa.
- the external connection terminal 10m serving as an AC output terminal is electrically connected to a portion of the metal foil 10acb extended from the insulating plate 10aa.
- control terminals 10g are electrically connected to the plurality of metal foils 10ad disposed on the insulating plate 10aa, respectively, and the control terminals 10g and the control electrodes 20g are connected to the metal wires 20w and the metal foils 10ad. Electrical connection through
- the external connection terminals 10p and 10m and the metal foils 10aca and 10acb, and the control terminal 10g and the metal foil 10ad are obtained by any one of laser welding, soldering, ultrasonic bonding, and direct bonding by pressure and heating. Can be electrically connected.
- control terminal 10g forms the insulating substrate 10A and is soldered by the solder layer 11 of the semiconductor elements 20a and 20b and soldered by the solder layer 12 of the metal plates 30a and 30b
- the electrical connection between the control electrode 20g and the metal foil 10ad and the electrical connection between the external connection terminals 10p and 10m and the metal foils 10aca and 10acb are connected to the metal foil 10ad.
- control terminal 10g when the control terminal 10g is retrofitted as described above, the thermal history to the control terminal 10g is reduced and the deformation of the control terminal 10g due to heat is effective as compared with the case where the terminal integrated lead frame is used. Can be suppressed. Moreover, since it becomes possible to suppress the deformation
- the insulating substrate 10A in which the metal foils 10aca, 10acb, etc. are disposed, the semiconductor element 20a in which the collector electrode is bonded to the metal foil 10aca, the semiconductor element 20b in which the collector electrode is bonded to the metal foil 10acb, and the external connection terminals A first unit having 10p and 10m is prepared.
- FIG. 3 is a schematic view of the relevant part for explaining the method for manufacturing the semiconductor device according to the first embodiment.
- FIG. 3A illustrates a plan view of a part of the semiconductor device
- FIG. 3B illustrates a cross-sectional view taken along the line X3-Y3 in FIG.
- FIG. 3C illustrates an X4-Y4 cross-sectional view of FIG. 3A.
- the metal foil 10bb is disposed on the upper surface of the insulating plate 10ba by, for example, the DCB method, and the metal foils 10bca and 10bcb are disposed on the lower surface of the insulating plate 10ba, for example, by the DCB method to form the insulating substrate 10B.
- a part of the metal foil 10bcb extends from the end of the insulating plate 10ba.
- the external connection terminal 10n serving as the negative input terminal is electrically connected to a portion of the metal foil 10bcb extending from the insulating plate 10ba.
- the external connection terminal 10n and the metal foil 10bcb can be electrically connected by any method of laser welding, soldering, ultrasonic bonding, and direct bonding by pressure and heating.
- FIG. 4 is a schematic view of the relevant part for explaining the method of manufacturing the semiconductor device according to the first embodiment.
- FIG. 4A illustrates a plan view of a part of a semiconductor device
- FIG. 4B illustrates a cross-sectional view taken along X5-Y5 in FIG. 4A
- FIG. 4C illustrates an X6-Y6 cross-sectional arrow view of FIG.
- one main surface of the first unit illustrated in FIG. 2 and one main surface of the second unit illustrated in FIG. 3 are opposed to each other, and the metal plates 30a and 30b and the metal foils 10bca and 10bcb are opposed to each other. Align so that the metal plate 30a and the metal foil 10bca, and the metal plate 30b and the metal foil 10bcb are joined via the solder layer 13, respectively.
- the collector electrode of the semiconductor element 20a, the emitter electrode 20ae disposed on the opposite side of the collector electrode, the collector electrode of the semiconductor element 20b, and the emitter electrode 20be disposed on the opposite side of the collector electrode are electrically connected. Connected to the.
- the emitter electrode 20ae of the semiconductor element 20a and the collector electrode of the semiconductor element 20b are connected in series through the metal plate 30a and the metal foil 10acb. Further, an external connection terminal 10p serving as a positive electrode input terminal is electrically connected to the collector electrode of the semiconductor element 20a through the metal foil 10aca, and an external connection terminal serving as a negative electrode input terminal is connected to the emitter electrode 20be of the semiconductor element 20b. 10n is electrically connected through the metal foil 10bcb. An external connection terminal 10m serving as an AC output terminal is electrically connected through a metal foil 10acb to an intermediate node connecting the emitter electrode 20ae of the semiconductor element 20a and the collector electrode of the semiconductor element 20b in series.
- FIG. 5 is a schematic view of the relevant part for explaining the method of manufacturing the semiconductor device according to the first embodiment.
- FIG. 5A illustrates a plan view of a main part of the semiconductor device
- FIG. 5B illustrates a cross-sectional view taken along the line X7-Y7 in FIG. 5A
- FIG. 5C illustrates an X8-Y8 cross-sectional arrow view of FIG.
- a sealing resin 50 is disposed in the gaps and side surfaces of the insulating substrates 10A and 10B.
- the sealing resin 50 has a main surface of the metal foil 10ab disposed on the insulating substrate 10A and a main surface of the metal foil 10bb disposed on the insulating substrate 10B exposed from the sealing resin 50. Arrange so that it comes out.
- the basic structure of the semiconductor device 1a having a 2-in-1 structure is completed.
- the heat radiating fins 40 are thermally connected to the main surfaces of the metal foils 10ab and 10bb of the semiconductor device 1a via a solder material or a conductive compound.
- FIG. 6 is a schematic diagram of relevant parts for explaining another method of manufacturing the semiconductor device according to the first embodiment.
- FIG. 6A and FIG. 6B illustrate a plan view of part of a semiconductor device.
- the collector electrode of the semiconductor element 20a is joined to the metal foil 10aca of the insulating substrate 10A via the solder layer 11.
- a metal plate 30 a that functions as a heat spreader is bonded to the emitter electrode 20 ae on the upper surface side of the semiconductor element 20 a via the solder layer 12.
- each of the metal foils 10aca and 10acb of the insulating substrate 10A extends from the end of the insulating plate 10aa. Further, the control electrode 20g of the semiconductor element 20a and the metal foil 10ad of the insulating substrate 10A are electrically connected through the metal wire 20w.
- the external connection terminal 10p serving as the positive electrode input terminal is electrically connected to a portion of the metal foil 10aca extended from the insulating plate 10aa. Further, the external connection terminal 10n serving as the negative input terminal is electrically connected to a portion of the metal foil 10acb extended from the insulating plate 10aa.
- control terminals 10g are electrically connected to the plurality of metal foils 10ad of the insulating substrate 10A, respectively. Thereby, the control terminal 10g and the control electrode 20g are electrically connected via the metal wire 20w and the metal foil 10ad.
- the external connection terminals 10p and 10n and the metal foils 10aca and 10acb, and the control terminal 10g and the metal foil 10ad are obtained by any one of laser welding, soldering, ultrasonic bonding, and direct bonding by pressure and heating. Can be electrically connected.
- a first unit having the insulating substrate 10A on which the metal foils 10aca and 10acb are disposed, the semiconductor element 20a in which the collector electrode is joined to the metal foil 10aca, and the external connection terminals 10p and 10n are prepared.
- the collector electrode of the semiconductor element 20b is joined to a part of the metal foil 10bc of the insulating substrate 10B through the solder layer 11.
- a metal plate 30b functioning as a heat spreader is joined to the emitter electrode 20be on the upper surface side of the semiconductor element 20b via the solder layer 12.
- a part of the metal foil 10bc of the insulating substrate 10B extends from the end of the insulating plate 10ba. Further, the control electrode 20g of the semiconductor element 20b and the metal foil 10ad of the insulating substrate 10B are electrically connected through the metal wire 20w.
- the external connection terminal 10m serving as an AC output terminal is electrically connected to a portion of the metal foil 10bc that extends from the insulating plate 10ba.
- the plurality of control terminals 10g are electrically connected to the plurality of metal foils 10ad of the insulating substrate 10B, respectively. Thereby, the control terminal 10g and the control electrode 20g are electrically connected through the metal wire 20w and the metal foil 10ad.
- the external connection terminal 10m and the metal foil 10bc, and the control terminal 10g and the metal foil 10ad are electrically connected by any one of laser welding, soldering, ultrasonic bonding, and direct bonding by pressure and heating. can do.
- the second unit having the insulating substrate 10B on which the metal foil 10bc or the like is disposed, the semiconductor element 20b in which the collector electrode is joined to the metal foil 10bc, and the external connection terminal 10m is prepared.
- FIG. 7 is a schematic view of the relevant part for explaining another method for manufacturing the semiconductor device according to the first embodiment.
- FIG. 7A illustrates a plan view of a part of a semiconductor device
- FIG. 7B illustrates a cross-sectional view taken along the line X9-Y9 in FIG. 7A
- FIG. 7C illustrates an X10-Y10 cross-sectional arrow view of FIG.
- the one main surface of the first unit illustrated in FIG. 6A and the one main surface of the second unit illustrated in FIG. 6B are opposed to each other, and the metal plates 30a and 30b and the metal foil 10bc. , 10acb are aligned so as to face each other. Then, the metal plate 30a and the metal foil 10bc, and the metal plate 30b and the metal foil 10acb are joined via the solder layer 13, respectively.
- the emitter electrode 20ae and the metal foil 10bc disposed on the opposite side of the collector electrode of the semiconductor element 20a, and the emitter electrode 20be and the metal foil 10acb disposed on the opposite side of the collector electrode of the semiconductor element 20b, respectively. are electrically connected through the metal plates 30a and 30b.
- the emitter electrode 20ae of the semiconductor element 20a and the collector electrode of the semiconductor element 20b are connected in series through the metal foil 10bc. Further, the external connection terminal 10p serving as the positive input terminal is electrically connected to the collector electrode of the semiconductor element 20a, and the external connection terminal 10n serving as the negative input terminal is electrically connected to the emitter electrode 20be of the semiconductor element 20b. Connected. An external connection terminal 10m serving as an AC output terminal is electrically connected through a metal foil 10bc to an intermediate node connecting the emitter electrode 20ae of the semiconductor element 20a and the collector electrode of the semiconductor element 20b in series.
- the insulating substrates 10A and 10B, the metal plates 30a and 30b, and the semiconductor elements 20a and 20b are electrically connected as described above, and they are also connected thermally. Thereafter, as illustrated in FIG. 5, for the purpose of protecting the insulating substrates 10A and 10B, the semiconductor elements 20a and 20b, the metal wires 20w, and the like, The sealing resin 50 is disposed.
- the sealing resin 50 is exposed when the main surface of the metal foil 10ab disposed on the insulating substrate 10A and the main surface of the metal foil 10bb disposed on the insulating substrate 10B are exposed from the sealing resin 50. It arrange
- Such a manufacturing method completes the basic structure of a 2 in 1 semiconductor device.
- the heat radiating fins 40 are thermally connected to the main surfaces of the metal foils 10ab and 10bb via a solder material or a conductive compound.
- the heat radiating fins 40 are directly joined to the main surfaces of the metal foils 10ab and 10bb.
- FIG. 2 to 7 exemplify a configuration in which RC-IGBT elements are applied to the two semiconductor elements 20a and 20b and different main electrodes of the RC-IGBT elements are connected in series.
- a semiconductor device in which the devices are connected in parallel can also be manufactured.
- FIG. 8 is a schematic diagram of a main part for explaining another method for manufacturing the semiconductor device according to the first embodiment.
- the semiconductor elements 20a and 20b are joined to the metal foil 10ac of the insulating substrate 10A via the solder layer 11, and the collector electrodes of the semiconductor elements 20a and 20b are connected to each other through the metal foil 10ac. Electrically connected.
- the metal plate 30 is joined to the emitter electrodes 20ae and 20be of the semiconductor elements 20a and 20b via the solder layer 12, and the emitter electrodes 20ae and 20be of the semiconductor elements 20a and 20b are electrically connected to each other through the metal plate 30. It is connected.
- the metal foil 10bc of the insulating substrate 10B is bonded to the metal plate 30 via the solder layer 13. Furthermore, the external connection terminals 10c and 10e are electrically connected to the metal foils 10ac and 10bc, respectively.
- the basic structure of such a semiconductor device can be assembled as follows, for example.
- an insulating substrate 10A provided with a metal foil 10ac, a semiconductor element 20a having a collector electrode bonded to the metal foil 10ac via a solder layer 11, and a semiconductor element 20b having a collector electrode bonded to the metal foil 10ac via the solder layer 11
- the insulating substrate 10B provided with the metal foil 10bc is opposed to the unit.
- the metal foil 10bc and the metal plate 30 are joined via the solder layer 13.
- the basic structure of the semiconductor device illustrated in FIG. 8 is arranged in the insulating substrate 10A, the insulating substrate 10B disposed so as to face the insulating substrate 10A, and the gap between the insulating substrate 10A and the insulating substrate 10B.
- An element 20b is provided.
- the collector electrode of the semiconductor element 20a and the collector electrode of the semiconductor element 20b are electrically connected through the metal foil 10ac provided on the insulating substrate 10A, and the emitter electrode 20ae and the emitter electrode 20be are connected to the insulating substrate 10B. It is electrically connected through a metal plate 30 bonded to the metal foil 10bc.
- the semiconductor element 20a may be an IGBT element and the semiconductor element 20b may be an FWD element.
- the collector electrode of the semiconductor element 20a, which is an IGBT element, and the cathode electrode of the semiconductor element 20b, which is an FWD element are conducted through the metal foil 10ac.
- the emitter electrode of the semiconductor element 20 a that is an IGBT element and the anode electrode of the semiconductor element 20 b that is an FWD element are electrically connected through the metal plate 30.
- a semiconductor device may be configured by mounting one type of semiconductor elements. If necessary, a plurality of the semiconductor devices 1 and the like obtained as described above may be stacked via the heat radiating fins 40.
- FIG. 9 is a cross-sectional view of a main part of a configuration example of a semiconductor device having a stacked structure.
- FIG. 9 illustrates a semiconductor device 1b having a 6in1 structure in which the semiconductor devices 1a having the 2in1 structure shown in FIG.
- FIG. 9 shows an example of a cross section corresponding to the X7-Y7 cross section in FIG.
- connection member 17 for thermally connecting each semiconductor device 1a and the radiation fin 40 a tin (Sn) -silver (Ag) based lead-free solder layer or tin (Sn) -lead (Pb) is used.
- tin (Sn) -silver (Ag) based lead-free solder layer or tin (Sn) -lead (Pb) is used as the connection member 17 for thermally connecting each semiconductor device 1a and the radiation fin 40.
- a tin (Sn) -silver (Ag) based lead-free solder layer or tin (Sn) -lead (Pb) is used as the connection member 17 for thermally connecting each semiconductor device 1a and the radiation fin 40.
- a tin (Sn) -silver (Ag) based lead-free solder layer or tin (Sn) -lead (Pb) is used as the connection member 17 for thermally connecting each semiconductor device
- an inverter circuit device having a 6in1 structure can be easily formed by stacking three semiconductor devices 1a having a 2in1 structure through the heat radiation fins 40 in this way.
- the semiconductor device 1 shown in FIG. 1, the semiconductor device obtained from the basic structure shown in FIG. 7 and FIG. 8, and the like are also provided via the heat radiation fins 40 in the same manner as the example shown in FIG. It is possible to laminate.
- the semiconductor device includes the insulating substrate 10A, the insulating substrate 10B disposed so as to face the insulating substrate 10A, and the gap between the insulating substrate 10A and the insulating substrate 10B. And at least one semiconductor element 20 having a main electrode and another main electrode disposed on the opposite side of the main electrode.
- the main electrode is electrically connected to at least one metal foil 10ac disposed on the insulating substrate 10A, and the other main electrode is disposed on the insulating substrate 10B. It is electrically connected to the foil 10bc.
- FIG. 10 is a schematic diagram of a semiconductor device according to the second embodiment.
- an insulating substrate 10A is used as a base, and a metal block 31 is mounted on the insulating substrate 10A. At least one semiconductor element 20 is mounted on the metal block body 31.
- the insulating substrate 10A includes an insulating plate 10aa, a metal foil 10ab disposed on the lower surface of the insulating plate 10aa, and metal foils 10ac and 10ad disposed on the upper surface of the insulating plate 10aa.
- the metal foil 10ab and the metal foils 10ac and 10ad are selectively disposed in predetermined regions on the upper and lower surfaces of the insulating plate 10aa with the insulating plate 10aa interposed therebetween.
- the metal foils 10ab, 10ac, and 10ad can be formed using, for example, the DCB method.
- the semiconductor element 20 is a so-called power semiconductor element, for example, an RC-IGBT element. Further, as the semiconductor element 20, other than the RC-IGBT element, for example, a normal IGBT element, a power MOSFET, an FWD element, and the like are disposed.
- the metal block body 31 is joined to the metal foil 10ac disposed on the insulating substrate 10A via the lead-free solder layer.
- One main electrode (for example, collector electrode) of the semiconductor element 20 is bonded to the metal block body 31 via the solder layer 11.
- the metal plate 30 that functions as a heat spreader or a lead frame is joined via a lead-free solder layer 12.
- control electrode (not shown) of the semiconductor element 20 separately provided on the side of the other main electrode (for example, an emitter electrode) and a metal disposed together with the metal foil 10ac on the insulating plate 10aa.
- the foil 10ad is electrically connected through the metal wire 20w.
- the insulating substrate 10B includes an insulating plate 10ba, a metal foil 10bb disposed on the upper surface of the insulating plate 10ba, and a metal foil 10bc disposed on the lower surface of the insulating plate 10ba.
- the metal foil 10bb and the metal foil 10bc are selectively disposed in predetermined regions on the upper and lower surfaces of the insulating plate 10ba with the insulating plate 10ba interposed therebetween.
- the metal foils 10bb and 10bc can be formed using, for example, the DCB method.
- the metal block body 32 is joined to the metal foil 10bc disposed on the insulating substrate 10B through the lead-free solder layer 15.
- the metal plate 30 and the metal block body 32 are joined via the lead-free solder layer 13.
- the insulating substrates 10A and 10B, the metal plate 30, the metal block bodies 31 and 32, and the semiconductor element 20 are in an electrically and thermally connected state.
- the sealing resin 50 is disposed in the gaps and side surfaces of the insulating substrates 10A and 10B for the purpose of protecting the insulating substrates 10A and 10B, the semiconductor element 20, and the metal wires 20w. ing.
- the main surfaces of the metal foils 10ab and 10bb disposed on the opposite sides of the insulating substrates 10A and 10B to the semiconductor element 20 side are not covered with the sealing resin 50, but are exposed from the sealing resin 50 and exposed. It is in the state which did.
- a flat surface is formed on the main surfaces of the metal foils 10ab and 10bb and the main surface formed by a part of the sealing resin 50 (the surface along the broken line AB in the figure). Yes.
- the radiating fins 40 are thermally connected to the metal foil 10ab disposed on the insulating substrate 10A via the connection member (not shown) 17. Further, the radiation fin 40 is thermally connected to the metal foil 10bb disposed on the insulating substrate 10B via the connection member 17.
- a conductive compound, a tin (Sn) -silver (Ag) lead-free solder material, or a tin (Sn) -lead (Pb) solder material is applied to the connection member 17.
- the solder material since the reflow process is performed, the metal foils 10ab and 10bb and the heat radiating fins 40 can be firmly connected via the solder material.
- the heat radiating fins 40 may be water-cooled or air-cooled. Further, if necessary, the heat radiating fins 40 may be directly pressed and joined to the metal foils 10ab and 10bb without the connection member 17 by sandwiching from the outside.
- a ceramic material containing at least one of silicon nitride (SiN), alumina (Al 2 O 3 ), and aluminum nitride (AlN) is applied to the insulating plates 10aa and 10ba.
- the metal which has copper (Cu) or copper (Cu) as a main component is applied to the metal foils 10ab, 10ac, 10ad, 10bb, 10bc and the metal block bodies 31, 32, for example.
- a material mainly composed of copper (Cu) or aluminum (Al) or an alloy thereof is applied for the heat radiation fin 40.
- metal wire 20w aluminum (Al) or gold (Au) is applied to the metal wire 20w.
- sealing resin 50 for example, any one of silicon gel, epoxy resin, cyanate resin, and silicon resin is applied.
- a filler material boron nitride (BN), aluminum nitride (AlN), silicon nitride (SiN), etc.
- BN boron nitride
- AlN aluminum nitride
- SiN silicon nitride
- the insulating plates 10aa and 10ba have a thickness of 0.2 mm to 0.7 mm, and the metal foils 10ab, 10ac, 10ad, 10bb and 10bc have a thickness of 0.2 mm to 1.0 mm.
- the semiconductor device 2 since the semiconductor device 2 has the metal block bodies 31 and 32 disposed above and below the semiconductor element 20, the heat generated from the semiconductor element 20 is dispersed in the metal block bodies 31 and 32. Can be made.
- the semiconductor device 2 has a good electrical connection with the metal foil 10ac disposed on the insulating substrate 10A and the metal foil 10bc disposed on the insulating substrate 10B at the upper and lower main electrodes of the semiconductor element 20. And efficiently dissipating heat generated from the semiconductor element 20 from the upper and lower main surfaces of the semiconductor element 20 in the metal block bodies 31 and 32, and passing through the insulating substrate 10A and the insulating substrate 10B. Heat can be efficiently transferred to the fins 40. Thereby, the reliability of the semiconductor device 2 can be improved. In particular, since the metal block bodies 31 and 32 are arranged, the heat generated from the semiconductor element 20 does not concentrate on a part of the insulating substrates 10A and 10B. Therefore, the heat generated from the semiconductor element 20 can be efficiently transferred to the upper and lower radiating fins 40 from almost the entire area of the insulating substrates 10A and 10B.
- the metal block body 31 is disposed between the collector electrode of the semiconductor element 20 and the metal foil 10ac.
- a metal plate 30 and a metal block body 32 are disposed between the emitter electrode of the semiconductor element 20 and the metal foil 10bc.
- a semiconductor device having a plurality of semiconductor elements 20 mounted thereon can also be configured.
- the semiconductor device having the 2-in-1 structure as described in the first embodiment. Can also be formed.
- a plurality of the semiconductor devices 2 may be stacked via the heat radiation fins 40 in the same manner as the semiconductor device of FIG. 9 described in the first embodiment.
- a connection member for thermally connecting each semiconductor device 2 and the radiation fin 40 a tin (Sn) -silver (Ag) -based lead-free solder layer or tin (Sn) -lead (Pb)
- a lead-containing solder layer or conductive compound can be used.
- a semiconductor device having a different structure can be stacked on the semiconductor device 2 via the heat radiation fins 40.
- FIG. 11 is a schematic diagram of a semiconductor device according to the third embodiment.
- a metal plate (die pad) 33A is used as a base, and at least one semiconductor element 20 is mounted on the metal plate 33A.
- the semiconductor element 20 is a so-called power semiconductor element, for example, an RC-IGBT element. Further, as the semiconductor element 20, other than the RC-IGBT element, for example, a normal IGBT element, a power MOSFET, an FWD element, and the like are disposed.
- one main electrode (for example, collector electrode) of the semiconductor element 20 is joined to the metal plate 33 ⁇ / b> A via the solder layer 11. Further, the other main electrode (for example, emitter electrode) disposed on the main surface opposite to the main surface on which the one main electrode (for example, collector electrode) of the semiconductor element 20 is disposed.
- the metal plate 30 that functions as a heat spreader or a lead frame is joined via a lead-free solder layer 12.
- a control electrode (not shown) of the semiconductor element 20 provided separately on the side where the other main electrode (for example, emitter electrode) is provided, and a metal plate 34 spaced apart from the metal plate 33A, Are electrically connected through the metal wire 20w.
- another metal plate (die pad) 33B which is a base is disposed so as to face the metal plate 33A.
- the metal plate 30 and the metal plate 33 ⁇ / b> B are joined via the lead-free solder layer 13.
- the metal plates 33A and 33B, the metal plate 30, and the semiconductor element 20 are in an electrically and thermally connected state. Further, in the semiconductor device 3, for the purpose of protecting the metal plates 33A, 33B, 34, the semiconductor element 20, and the metal wire 20w, the gaps and side surfaces of the metal plates 33A, 33B, and the side surfaces of the metal plate 34 A sealing resin 50 is disposed on the upper surface. However, the metal plate 33A, 33B is not covered with the sealing resin 50, and the main surface opposite to the main surface facing the semiconductor element 20 and the lower surface of the metal plate 34 are exposed from the sealing resin 50, It is in an exposed state.
- each of the metal plates 33 ⁇ / b> A and 33 ⁇ / b> B is constituted by a main surface opposite to the main surface facing the semiconductor element 20, a lower surface of the metal plate 34, and a main surface formed by a part of the sealing resin 50 (FIG. A flat surface is formed on the surface along the broken line AB in the figure.
- the insulating layers 10ada and 10adb are formed on the flat surface by using an aerosol deposition (AD) method in which the raw material powder is sprayed and deposited on the film formation surface.
- AD aerosol deposition
- the aerosol deposition method first, an aerosol in which particles are contained in a carrier gas is generated, for example, by circulating a predetermined carrier gas in a fluidized bed containing particles as raw materials for the insulating layers 10ada and 10adb. Then, the generated aerosol is applied to the film formation surface under a low-pressure environment such as room temperature under reduced pressure, that is, a flat surface constituted by a part of the metal plates 33A, 33B, and 34 and the sealing resin 50. Spray against.
- a low-pressure environment such as room temperature under reduced pressure
- the particles colliding with the film formation surface are deposited on the film formation surface with crushing or deformation due to an impact at the time of collision. Due to the collision energy, the particles are firmly attached and deposited on the film formation surface and the film previously formed on the film formation surface.
- the raw material particles for example, particles having a particle size of about 1 nm to 3 ⁇ m, preferably a particle size of about 5 nm to 1 ⁇ m can be used.
- the particles can be accelerated to about several tens m / second to several hundred m / second, for example, about 5 m / second to 500 m / second, by adjusting the aerosol spray nozzle, pressure conditions, and the like.
- the particles are crushed and deformed to a size of about several tens of nanometers, for example, a size of about 0.5 nm to 50 nm by colliding with the film formation surface.
- a dense nanostructured film that does not include voids or the like, in which crushed pieces of such a size are bonded to each other, and the grain boundary cannot be discriminated is formed.
- the insulating layer 10ada and 10adb having a flat and dense nano structure with good adhesion to the film formation surface can be formed to have a desired film thickness of about several ⁇ m to several hundred ⁇ m, For example, it can be formed with a film thickness of 10 ⁇ m to 100 ⁇ m. Further, when the aero deposition method is used, it is possible to avoid the influence of the residual stress that occurs in the sintered body substrate.
- the radiating fin 40 is thermally connected to the main surface of the insulating layer 10 ada opposite to the main surface facing the semiconductor element 20 via the connection member 17. Further, the radiation fin 40 is thermally connected to the main surface of the insulating layer 10adb opposite to the main surface facing the semiconductor element 20 via the connection member 17. For example, a conductive compound is applied to the connection member 17 used here.
- the radiating fin 40 may be water-cooled or air-cooled. Further, if necessary, the heat radiation fin 40 may be directly pressed and bonded to the insulating layers 10ada and 10adb without using the connection member 17 by sandwiching from the outside.
- a ceramic material containing at least one of silicon nitride (SiN), alumina (Al 2 O 3 ), aluminum nitride (AlN), and boron nitride (BN) is applied to the insulating layers 10ada and 10adb.
- SiN silicon nitride
- Al 2 O 3 aluminum nitride
- BN boron nitride
- a metal having copper (Cu) or copper (Cu) as a main component is applied to the metal plates 33A, 33B, and 34.
- a material mainly composed of copper (Cu) or aluminum (Al) or an alloy thereof is applied for the heat radiation fin 40.
- metal wire 20w aluminum (Al) or gold (Au) is applied to the metal wire 20w.
- silicon gel, epoxy resin, cyanate resin, or silicon resin is applied to the sealing resin 50.
- a filler material boron nitride (BN), aluminum nitride (AlN), silicon nitride (SiN), etc.
- BN boron nitride
- AlN aluminum nitride
- SiN silicon nitride
- the semiconductor device 3 includes at least one semiconductor element having the main electrode and another main electrode disposed on the opposite side of the main electrode, and the metal plate 33A joined to the main electrode. And a metal plate 33B electrically connected to the other main electrode.
- An insulating layer 10ada is formed on the surface of the metal plate 33A opposite to the surface to which the main electrode is bonded, and the surface of the metal plate 33B opposite to the surface to which the other main electrode is electrically connected.
- An insulating layer 10adb is formed on the surface.
- the semiconductor device 3 has good electrical connection with the metal plates 33A and 33B at the upper and lower main electrodes of the semiconductor element 20 and heat generated from the semiconductor element 20 on the upper and lower main surfaces of the semiconductor element 20. Therefore, it is possible to efficiently disperse the metal plates 33A and 33B and efficiently transfer the heat to the upper and lower radiating fins 40. Thereby, the reliability of the semiconductor device 3 can be improved.
- the thermal resistance in the insulating layers 10ada and 10adb is ensured while ensuring high insulation.
- the heat generated from the semiconductor element 20 can be efficiently transferred to the upper and lower radiating fins 40.
- a substrate having a thickness of 0.2 mm to 0.7 mm is used in consideration of insulating performance and breakdown voltage.
- the ceramic layer using the aerosol deposition method is formed on the insulating layers 10ada and 10adb, the ceramic layer can be formed with a dense structure that does not contain voids. The performance is about 10 times. In other words, when the ceramic layer is formed using the aerosol deposition method, a film thickness of about one-tenth is sufficient to ensure the insulation performance equivalent to the ceramic sintered body substrate. Therefore, it is possible to contribute to the reduction in size and thickness of the semiconductor device 3.
- the ceramic layer formed using the aerosol deposition method has a thermal conductivity equivalent to that of the bulk body, about 80 W / m ⁇ K for silicon nitride (SiN), and about about 80 W / m ⁇ K for alumina (Al 2 O 3 ). About 20 W / m ⁇ K and about 160 W / m ⁇ K to 180 W / m ⁇ K can be secured with aluminum nitride (AlN). As described above, the ceramic layer formed by using the aerosol deposition method can be formed thin in terms of the manufacturing method and the insulation performance, so that the thermal resistance can be reduced.
- an insulating layer such as a ceramic layer can be deposited on the film formation surface (flat surface) obtained by performing the process up to the formation of the sealing resin 50. It is not necessary to prepare the insulating plates 10aa and 10ba of a predetermined size in advance or to form the insulating substrates 10A and 10B on which the predetermined metal foil is disposed using the insulating plates 10aa and 10ba. It is also possible to contribute to cost reduction.
- FIG. 12 is an explanatory diagram of an example of an insulating layer forming process using the aerosol deposition method.
- FIG. 13 is explanatory drawing of another example of the insulating layer formation process using the aerosol deposition method.
- the semiconductor element 20, the metal wire 20w, and the like are sealed with a sealing resin 50 while leaving predetermined main surfaces of the metal plates 33A, 33B, and 34.
- the nozzles 61 and 62 are respectively provided on the surface where the metal plates 33A and 34 are exposed from the sealing resin 50 and the surface where the metal plate 33B is exposed from the sealing resin 50.
- Spray aerosol containing particles The spraying of the aerosol can selectively form an insulating layer in a desired region by moving the nozzles 61 and 62 according to a predetermined drawing pattern.
- the metal masks 63 and 64 facing the surface where the metal plates 33A and 34 are exposed from the sealing resin 50 and the surface where the metal plate 33B is exposed from the sealing resin 50, It is possible to prevent the aerosol from adhering to unnecessary portions. Thereby, an insulating layer can be simultaneously formed on both surfaces where the sealing resin 50 has been formed.
- an insulating layer can be formed as shown in FIG.
- the sealing resin 50 there may be obtained a form in which a plurality of structures 70 in which the external connection terminals 71 and 72 are drawn from the sealing resin 50 are connected to the tie bar 73.
- the aerosol containing predetermined particles is sprayed from the nozzles 61 and 62 to both surfaces of each structure 70. The spraying of the aerosol can selectively form an insulating layer in a desired region by moving the nozzles 61 and 62 according to a predetermined drawing pattern.
- the metal masks 63 and 64 facing the surface where the metal plates 33A and 34 are exposed from the sealing resin 50 and the surface where the metal plate 33B is exposed from the sealing resin 50, It is possible to prevent the aerosol from adhering to unnecessary portions. Thereby, it is possible to form an insulating layer simultaneously on both surfaces where the sealing resin 50 has been formed.
- Such spraying from the nozzles 61 and 62 to the respective structures 70 is successively performed on the plurality of structures 70 in order, and is insulated on both surfaces of all the structures 70 connected to the tie bars 73.
- a layer may be formed. In FIG. 13, the control terminals are not shown.
- a semiconductor device in which a plurality of semiconductor elements 20 are mounted can be configured.
- the semiconductor device having the 2-in-1 structure as described in the first embodiment. can also be formed.
- a plurality of the semiconductor devices 3 may be stacked via the heat radiation fins 40 in the same manner as the semiconductor device of FIG. 9 described in the first embodiment.
- a conductive compound can be used as a connection member for thermally connecting each semiconductor device 3 and the heat radiation fin 40.
- a semiconductor device having a different structure can be stacked on the semiconductor device 3 via the heat radiation fins 40.
- FIG. 14 is a schematic view of a semiconductor device according to the fourth embodiment.
- the metal foil 10ac of the insulating substrate 10A is disposed near the end of the insulating plate 10aa (the portion C in the figure).
- an insulating plate 10ga is separately provided, the control terminal 10g is connected to the upper surface side of the insulating plate 10ga, and the metal foil 10gb is connected to the lower surface side of the insulating plate 10ga.
- the metal foil 10gb is bonded to the end of the metal foil 10ac through the solder layer 16.
- the control terminal 10g and the metal foil 10gb can be formed using, for example, a DCB method.
- the metal foil 10ac on the insulating plate 10aa can be disposed up to the vicinity of the end of the insulating plate 10aa, and the control terminal 10g and the semiconductor element 20 are controlled.
- the electrode can be reliably conducted through the metal wire 20w.
- the insulating substrate 10A, the control terminal 10g, the insulating plate 10ga, and the metal foil 10gb having such a structure are the same as those of the semiconductor device 2 described in the second embodiment or the third embodiment. You may apply to the semiconductor device 3 etc. which were described.
- the metal plate 33A is extended to the vicinity of the side surface of the sealing resin 50, and the control is performed on the metal plate 33A as shown in FIG.
- the terminal 10g, the insulating plate 10ga, and the metal foil 10gb may be disposed. As a result, the electrical connection between the control terminal 10g and the control electrode is reliably performed, and the heat dissipation effect of the semiconductor devices 2, 3 and the like as described in the second and third embodiments is further improved. It becomes possible.
- FIG. 15 is a schematic diagram of a semiconductor device according to the fifth embodiment.
- the metal foil 10ac of the insulating substrate 10A is disposed near the end of the insulating plate 10aa (the portion C in the drawing).
- the end of the control terminal 10g is laser welded, soldered, ultrasonically bonded, and pressurized to a control electrode separately provided on the side of the semiconductor element 20 on which one main electrode (eg, emitter electrode) is disposed. -Joined by any method of direct joining by heating.
- the metal foil 10ac on the insulating plate 10aa can be disposed up to the vicinity of the end of the insulating plate 10aa, and the control terminal 10g and the semiconductor element 20 can be wirelessly connected.
- the control electrode can be reliably conducted.
- connection between the control terminal 10g and the control electrode is applied to the semiconductor device 2 or the like described in the second embodiment or the semiconductor device 3 or the like described in the third embodiment. May be.
- the electrical connection between the control terminal 10g and the control electrode is reliably performed, and the heat dissipation effect of the semiconductor devices 2, 3 and the like as described in the second and third embodiments is further improved. It becomes possible.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
図示する如く、当該半導体装置100は、金属バー130aと金属バー130bとの間にIGBT(Insulated Gate Bipolar Transistor)素子110Naの主電極並びにダイオード110Nbの電極を夫々接触させて並列接続回路を構成し、金属バー130bと金属バー130cとの間にIGBT素子110Paの主電極並びにダイオード110Pbの電極を夫々接触させて並列接続回路を構成し、夫々の並列接続回路を、金属バー130bを介して直列接続して樹脂封止し、封止樹脂150の収縮圧力により、夫々のIGBT素子並びにダイオードと各金属バー間を電気的に接続している(例えば、特許文献1参照)。
また、従来、半導体素子から発生した熱を放熱フィン等の冷却体に効率的に伝熱するために、半導体素子を、サーマルコンパウンド、樹脂シート、或いはエアロゾルデポジション法により形成される絶縁層を介して冷却体に熱的に接続する技術等が知られている(例えば、特許文献4参照)。
図1は第1の実施の形態に係る半導体装置の概略図である。
図示する如く、半導体装置(半導体パッケージ)1にあっては、絶縁基板10Aを基体とし、当該絶縁基板10A上に、錫(Sn)-銀(Ag)系の鉛フリーの半田層11を介して、少なくとも一つの半導体素子20が搭載されている。
ここで、絶縁基板10Bは、絶縁板10baと、絶縁板10baの上面に配設された金属箔10bbと、絶縁板10baの下面に配設された金属箔10bcとを備えている。金属箔10bbと金属箔10bcとは、絶縁板10baを隔てて、絶縁板10baの上下面に夫々選択的に配設されている。ここで、絶縁板10baの上面に配設する金属箔10bbには、その絶縁板10baの上面の端部より内側の領域に配設される部分が存在するようにしており、同様に、絶縁板10baの下面に配設する金属箔10bcには、その絶縁板10baの下面の端部より内側の領域に配設される部分が存在するようにしている。絶縁基板10Bでは、このように上面の所定領域に金属箔10bbが配設され、絶縁板10baの下面の所定領域に金属箔10bcが配設されている。尚、絶縁板10ba上に配設する金属箔10bb,10bcに、例えば銅(Cu)や銅(Cu)を主成分とする金属を用いる場合、金属箔10bb,10bcは、例えば、DCB法を用いて絶縁板10ba上に形成することができる。
絶縁基板10A,10B、金属板30及び半導体素子20は、電気的・熱的に接続された状態になっている。
また、放熱フィン40には、例えば、銅(Cu)またはアルミニウム(Al)、またはこれらの合金を主成分とした材料が適用される。
また、封止樹脂50には、例えば、シリコンゲル、エポキシ系樹脂、シアネート系樹脂、シリコン系樹脂の何れかが適用される。また必要に応じて、樹脂中に、無機材料で構成されるフィラー材(窒化ボロン(BN)、窒化アルミニウム(AlN)、窒化珪素(SiN)等)を含有させてもよい。
また、半導体素子20aの上面側に配設されたエミッタ電極20aeに、リードフレームとして機能する金属板30aを、上記半田層12を介して接合する。一方、半導体素子20bの上面側に配設されたエミッタ電極20beには、ヒートスプレッダとして機能する金属板30bを、上記半田層12を介して接合する。
尚、半導体素子20aのエミッタ電極20aeに接合する金属板30aは、図2(A)に示したように、当該エミッタ電極20aeから半導体素子20bの方向に向かい延在させ、当該金属板30aの終端を金属箔10acbに電気的に接続する。当該終端と金属箔10acbとの電気的接続は、半田付け、超音波接合、或いはレーザー溶接によって実施することができる。
図4は第1の実施の形態に係る半導体装置の製造方法を説明する要部模式図である。ここで、図4(A)には、半導体装置の一部の要部平面図を例示し、図4(B)には、図4(A)のX5-Y5断面矢視図を例示し、図4(C)には、図4(A)のX6-Y6断面矢視図を例示している。
図5は第1の実施の形態に係る半導体装置の製造方法を説明する要部模式図である。ここで、図5(A)には、半導体装置の要部平面図を例示し、図5(B)には、図5(A)のX7-Y7断面矢視図を例示し、図5(C)には、図5(A)のX8-Y8断面矢視図を例示している。
ここで、封止樹脂50は、絶縁基板10Aに配設された金属箔10abの主面、及び絶縁基板10Bに配設された金属箔10bbの主面が、封止樹脂50から露出し、表出した状態になるように配設する。
図6は第1の実施の形態に係る半導体装置の別の製造方法を説明する要部模式図である。ここで、図6(A)並びに図6(B)には、半導体装置の一部の要部平面図を例示している。
また、半導体素子20aの制御用電極20gと、絶縁基板10Aの金属箔10adとを、金属ワイヤ20wを通じて電気的に接続する。
また、半導体素子20bの制御用電極20gと、絶縁基板10Bの金属箔10adとを、金属ワイヤ20wを通じて電気的に接続する。
また、複数の制御用端子10gを、絶縁基板10Bの複数の金属箔10adに、夫々電気的に接続する。これにより、制御用端子10gと制御用電極20gとが、金属ワイヤ20w及び金属箔10adを介して、電気的に接続される。
そして、この後は、図5で例示したのと同様に、絶縁基板10A,10B、半導体素子20a,20b、並びに金属ワイヤ20w等の保護を目的として、絶縁基板10A,10Bの間隙及び側面に、上記封止樹脂50を配設する。
当該半導体装置の基本構造に於いては、絶縁基板10Aの金属箔10acに半導体素子20a,20bが、半田層11を介して接合され、半導体素子20a,20bのコレクタ電極同士が、金属箔10acを通じて電気的に接続されている。そして、半導体素子20a,20bのエミッタ電極20ae,20beに、半田層12を介して、金属板30が接合され、半導体素子20a,20bのエミッタ電極20ae,20be同士が、金属板30を通じて電気的に接続されている。そして、金属板30に絶縁基板10Bの金属箔10bcが、半田層13を介して接合されている。さらに、外部接続用端子10c,10eが、夫々、金属箔10ac,10bcに電気的に接続されている。このような半導体装置の基本構造は、例えば、以下のようにして組み立てることができる。
また、並列に接続する場合には、半導体素子20aをIGBT素子とし、半導体素子20bをFWD素子としてもよい。この場合、IGBT素子である半導体素子20aのコレクタ電極と、FWD素子である半導体素子20bのカソード電極とが、金属箔10acを通じて導通する。また、IGBT素子である半導体素子20aのエミッタ電極と、FWD素子である半導体素子20bのアノード電極とが、金属板30を通じて導通する。
尚、必要に応じて、上記のようにして得られる半導体装置1等を、上記放熱フィン40を介して、複数個積層するようにしてもよい。
図9には、図6に示した2in1構造を有する半導体装置1aを、放熱フィン40を介して積層した、6in1構造の半導体装置1bを例示している。尚、図9には、図6におけるX7-Y7断面に相当する断面の一例を図示している。
図1に示した半導体装置1、図7や図8に例示したような基本構造から得られる半導体装置等についても、この図9に示した例と同様にして、放熱フィン40を介して複数個積層することが可能である。また、同一構造の複数個の半導体装置を、放熱フィン40を介して積層するほか、放熱を要する異なる構造の複数個の半導体装置を、放熱フィン40を介して積層することも可能である。
<第2の実施の形態>
図10は第2の実施の形態に係る半導体装置の概略図である。
ここで、絶縁基板10Bは、絶縁板10baと、絶縁板10baの上面に配設された金属箔10bbと、絶縁板10baの下面に配設された金属箔10bcとを備えている。金属箔10bbと金属箔10bcは、絶縁板10baを隔てて、絶縁板10baの上下面の所定領域に夫々選択的に配設されている。尚、金属箔10bb,10bcは、例えば、DCB法を用いて形成することができる。
また、半導体装置2にあっては、絶縁基板10A,10B、半導体素子20、並びに金属ワイヤ20w等の保護を目的として、絶縁基板10A,10Bの間隙及び側面に、封止樹脂50が配設されている。但し、夫々の絶縁基板10A,10Bの半導体素子20側と反対側に配設した金属箔10ab,10bbの主面は、封止樹脂50で被覆せず、封止樹脂50から露出させ、表出した状態にしている。半導体装置2は、金属箔10ab,10bbの主面、並びに封止樹脂50の一部により構成される主面(図中の破線A-Bに沿った面)に於いて平坦面が形成されている。
また、放熱フィン40には、例えば、銅(Cu)またはアルミニウム(Al)、またはこれらの合金を主成分とした材料が適用される。
また、封止樹脂50には、例えば、シリコンゲル、エポキシ系樹脂、シアネート系樹脂、シリコン系樹脂の何れかが適用される。また必要に応じて、樹脂中に無機材料で構成されるフィラー材(窒化ボロン(BN)、窒化アルミニウム(AlN)、窒化珪素(SiN)等)を含有させてもよい。
また、図10に例示した半導体装置2の例に従い、半導体素子20を複数個搭載した半導体装置を構成することもでき、例えば、上記第1の実施の形態で述べたような2in1構造の半導体装置を形成することもできる。
図11は第3の実施の形態に係る半導体装置の概略図である。
図示する如く、半導体装置(半導体パッケージ)3にあっては、金属板(ダイパッド)33Aを基体とし、当該金属板33A上に、少なくとも一つの半導体素子20が搭載されている。
また、半導体装置3にあっては、金属板33A,33B,34、半導体素子20、並びに金属ワイヤ20w等の保護を目的として、金属板33A,33Bの間隙と側面、及び金属板34の側面と上面に、封止樹脂50が配設されている。但し、夫々の金属板33A,33Bが半導体素子20と対向する主面と反対側の主面、並びに金属板34の下面は、封止樹脂50で被覆せず、封止樹脂50から露出させ、表出した状態にしている。
エアロゾルデポジション法では、まず、絶縁層10ada,10adbの原料となる粒子を含む流動層内に所定のキャリアガスを流通させる等して、キャリアガス中に粒子を含有させたエアロゾルを生成する。そして、その生成したエアロゾルを、減圧下、常温等の低温環境下で、被成膜面に対して、即ち金属板33A,33B,34及び封止樹脂50の一部で構成される平坦面に対して吹き付ける。このとき、被成膜面に衝突した粒子は、衝突時の衝撃による破砕や変形等を伴って、被成膜面上に堆積されていく。粒子は、その衝突エネルギーによって、被成膜面、及び被成膜面上に先に形成されている膜に、強固に付着し、堆積していく。
また、放熱フィン40には、例えば、銅(Cu)またはアルミニウム(Al)、またはこれらの合金を主成分とした材料が適用される。
また、封止樹脂50には、例えば、シリコンゲル、エポキシ系樹脂、シアネート系樹脂、シリコン系樹脂の何れかが適用される。また必要に応じて、樹脂中に無機材料で構成されるフィラー材(窒化ボロン(BN)、窒化アルミニウム(AlN)、窒化珪素(SiN)等)を含有させてもよい。
図12はエアロゾルデポジション法を用いた絶縁層形成工程の一例の説明図である。また、図13はエアロゾルデポジション法を用いた絶縁層形成工程の別例の説明図である。
図14は第4の実施の形態に係る半導体装置の概略図である。
この第4の実施の形態に係る半導体装置4では、絶縁基板10Aの金属箔10acを、絶縁板10aaの端付近(図中のCの部分)にまで配設している。
図15は第5の実施の形態に係る半導体装置の概略図である。
この第5の実施の形態に係る半導体装置5では、絶縁基板10Aの金属箔10acを、絶縁板10aaの端付近(図中のCの部分)にまで配設している。そして、制御用端子10gの端を、半導体素子20の一方の主電極(例えば、エミッタ電極)の配設面側に別途設けた制御用電極に、レーザー溶接、半田付け、超音波接合、加圧・加熱による直接接合の何れかの方法により接合させている。
10A,10B 絶縁基板
10aa,10ba,10ga 絶縁板
10c,10e,10m,10n,10p,71,72 外部接続用端子
10ab,10ac,10ad,10bb,10bc,10aca,10acb,10bca,10bcb,10gb 金属箔
10ada,10adb 絶縁層
10g 制御用端子
11,12,13,14,15,16 半田層
17 接続部材
20,20a,20b 半導体素子
20ae,20be エミッタ電極
20g 制御用電極
20w 金属ワイヤ
30,30a,30b,33A,33B,34 金属板
31,32 金属ブロック体
40 放熱フィン
40a 流路
50 封止樹脂
61,62 ノズル
70 構造体
73 タイバー
Claims (16)
- 第1絶縁板と、前記第1絶縁板の第1主面の端部より内側の領域に配設された部分を有する第1金属箔と、前記第1絶縁板の第2主面の端部より内側の領域に配設された部分を有する第2金属箔とを有する第1基板と、
第2絶縁板と、前記第2絶縁板の第1主面の端部より内側の領域に配設された部分を有する第3金属箔と、前記第2絶縁板の第2主面の端部より内側の領域に配設された部分を有する第4金属箔とを有し、前記第3金属箔が前記第1金属箔と対向するように配置された第2基板と、
前記第1,第2基板の間に配置され、前記第1金属箔に電気的に接続された第1主電極と、前記第3金属箔に電気的に接続された第2主電極とを有する半導体素子と、
前記半導体素子を封止する封止樹脂と、
を備え、
前記封止樹脂は、前記第1絶縁板の前記第1,第2金属箔より外側の端部表面と側面、前記第2絶縁板の前記第3,第4金属箔より外側の端部表面と側面、及び前記第2,第4金属箔の側面を被覆し、
前記第2金属箔の前記第1絶縁板側と反対側の主面、及び前記第4金属箔の前記第2絶縁板側と反対側の主面が、前記封止樹脂から露出していることを特徴とする半導体装置。 - 前記第1主電極と前記第1金属箔との間、または前記第2主電極と前記第3金属箔との間の少なくとも何れかに、金属部材が配置されていることを特徴とする請求の範囲第1項記載の半導体装置。
- 前記第2金属箔及び前記第4金属箔の少なくとも何れかが放熱体に熱的に接続されていることを特徴とする請求の範囲第1項または第2項記載の半導体装置。
- 前記放熱体に別の半導体装置が熱的に接続されていることを特徴とする請求の範囲第3項記載の半導体装置。
- 前記半導体素子に電気的に接続され、前記封止樹脂の外部に引き出された端子を有していることを特徴とする請求の範囲第1項乃至第4項の何れか一項に記載の半導体装置。
- 第3絶縁板と、
前記第3絶縁板の第1主面に配設され、前記第1金属箔に電気的に接続された第5金属箔と、
を有し、
前記端子は、前記第3絶縁板の第2主面に接続され、前記半導体素子とワイヤを介して電気的に接続されていることを特徴とする請求の範囲第5項記載の半導体装置。 - 第1金属板と、
前記第1金属板に対向して配置された第2金属板と、
前記第1,第2金属板の間に配置され、前記第1金属板と前記第2金属板とに電気的に接続された半導体素子と、
前記第1金属板の前記半導体素子側と反対側の主面に形成された絶縁性の第1堆積層と、
前記第2金属板の前記半導体素子側と反対側の主面に形成された絶縁性の第2堆積層と、
を有することを特徴とする半導体装置。 - 前記半導体素子を封止する封止樹脂をさらに有し、
前記封止樹脂は、前記第1,第2金属板の側面を被覆し、
前記第1堆積層は、前記第1金属板の前記半導体素子側と反対側の主面と、前記第1金属板の側面を被覆する前記封止樹脂の上とに形成され、
前記第2堆積層は、前記第2金属板の前記半導体素子側と反対側の主面と、前記第2金属板の側面を被覆する前記封止樹脂の上とに形成されていることを特徴とする請求の範囲第7項記載の半導体装置。 - 前記第1堆積層及び前記第2堆積層の少なくとも何れかに放熱体が熱的に接続されていることを特徴とする請求の範囲第7項または第8項記載の半導体装置。
- 前記放熱体に別の半導体装置が熱的に接続されていることを特徴とする請求の範囲第9項記載の半導体装置。
- 第1絶縁板の一主面に第1,第2金属箔を配設して第1基板を形成する工程と、
第1半導体素子の一主面に配設された第1主電極を前記第1金属箔に対向させ、前記第1主電極と前記第1金属箔とを電気的に接続する工程と、
第2半導体素子の一主面に配設された第2主電極を前記第2金属箔に対向させ、前記第2主電極と前記第2金属箔とを電気的に接続する工程と、
第2絶縁板の一主面に第3,第4金属箔を配設して第2基板を形成する工程と、
前記第1基板の前記第1,第2半導体素子の配置面側に、前記第2基板の前記第3,第4金属箔の配設面側を対向させ、前記第1半導体素子の前記第1主電極が配設された主面と反対側の主面に配設された第3主電極と前記第3金属箔とを電気的に接続すると共に、前記第2半導体素子の前記第2主電極が配設された主面と反対側の主面に配設された第4主電極と前記第4金属箔とを電気的に接続する工程と、
を有することを特徴とする半導体装置の製造方法。 - 前記第1基板と前記第2基板とを対向させる前に、前記第3主電極と前記第2金属箔とを、金属部材を用いて電気的に接続する工程を有することを特徴とする請求の範囲第11項記載の半導体装置の製造方法。
- 前記第1基板は、前記第1絶縁板の前記第1,第2金属箔側と反対側の主面に配設された第5金属箔を有し、
前記第2基板は、前記第2絶縁板の前記第3,第4金属箔側と反対側の主面に配設された第6金属箔を有し、
前記第3主電極と前記第3金属箔、及び前記第4主電極と前記第4金属箔を夫々電気的に接続する工程後に、
封止樹脂を用い、前記第5金属箔の前記第1絶縁板側と反対側の主面、及び前記第6金属箔の前記第2絶縁板側と反対側の主面を露出させた状態で、前記第1,第2半導体素子及び前記第1,第2絶縁板を封止する工程を有することを特徴とする請求の範囲第11項または第12項記載の半導体装置の製造方法。 - 第1絶縁板の一主面に第1,第2金属箔を配設して第1基板を形成する工程と、
第1半導体素子の一主面に配設された第1主電極を前記第1金属箔に対向させ、前記第1主電極と前記第1金属箔とを電気的に接続する工程と、
第2絶縁板の一主面に第3金属箔を配設して第2基板を形成する工程と、
第2半導体素子の一主面に配設された第2主電極を前記第3金属箔に対向させ、前記第2主電極と前記第3金属箔とを電気的に接続する工程と、
前記第1基板の前記第1半導体素子の配置面側に、前記第2基板の前記第2半導体素子の配置面側を対向させ、前記第1半導体素子の前記第1主電極が配設された主面と反対側の主面に配設された第3主電極と前記第3金属箔とを電気的に接続すると共に、前記第2半導体素子の前記第2主電極が配設された主面と反対側の主面に配設された第4主電極と前記第2金属箔とを電気的に接続する工程と、
を有することを特徴とする半導体装置の製造方法。 - 前記第1基板は、前記第1絶縁板の前記第1,第2金属箔側と反対側の主面に配設された第4金属箔を有し、
前記第2基板は、前記第2絶縁板の前記第3金属箔側と反対側の主面に配設された第5金属箔を有し、
前記第3主電極と前記第3金属箔、及び前記第4主電極と前記第2金属箔を夫々電気的に接続する工程後に、
封止樹脂を用い、前記第4金属箔の前記第1絶縁板側と反対側の主面、及び前記第5金属箔の前記第2絶縁板側と反対側の主面を露出させた状態で、前記第1,第2半導体素子及び前記第1,第2絶縁板を封止する工程を有することを特徴とする請求の範囲第14項記載の半導体装置の製造方法。 - 第1絶縁板の一主面に第1金属箔を配設して第1基板を形成する工程と、
第1半導体素子の一主面に配設された第1主電極を前記第1金属箔に対向させ、前記第1主電極と前記第1金属箔とを電気的に接続する工程と、
第2半導体素子の一主面に配設された第2主電極を前記第1金属箔に対向させ、前記第2主電極と前記第1金属箔とを電気的に接続する工程と、
第2絶縁板の一主面に第2金属箔を配設して第2基板を形成する工程と、
前記第1基板の前記第1,第2半導体素子の配置面側に、前記第2基板の前記第2金属箔の配設面側を対向させ、前記第1半導体素子の前記第1主電極が配設された主面と反対側の主面に配設された第3主電極と、前記第2半導体素子の前記第2主電極が配設された主面と反対側の主面に配設された第4主電極とを、前記第2金属箔を用いて電気的に接続する工程と、
を有することを特徴とする半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/735,926 US8450845B2 (en) | 2008-04-09 | 2009-04-08 | Semiconductor device |
DE112009000447.4T DE112009000447B4 (de) | 2008-04-09 | 2009-04-08 | Halbleitervorrichtung und Verfahren zu ihrer Herstellung |
JP2010507253A JP5365627B2 (ja) | 2008-04-09 | 2009-04-08 | 半導体装置及び半導体装置の製造方法 |
US13/867,613 US8673691B2 (en) | 2008-04-09 | 2013-04-22 | Method for manufacturing a semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008-101371 | 2008-04-09 | ||
JP2008101371 | 2008-04-09 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/735,926 A-371-Of-International US8450845B2 (en) | 2008-04-09 | 2009-04-08 | Semiconductor device |
US13/867,613 Division US8673691B2 (en) | 2008-04-09 | 2013-04-22 | Method for manufacturing a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009125779A1 true WO2009125779A1 (ja) | 2009-10-15 |
Family
ID=41161910
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2009/057162 WO2009125779A1 (ja) | 2008-04-09 | 2009-04-08 | 半導体装置及び半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US8450845B2 (ja) |
JP (3) | JP5365627B2 (ja) |
DE (2) | DE112009005537B3 (ja) |
WO (1) | WO2009125779A1 (ja) |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011114157A (ja) * | 2009-11-26 | 2011-06-09 | Mitsubishi Electric Corp | 電力変換装置 |
CN102637653A (zh) * | 2011-02-08 | 2012-08-15 | Abb研究有限公司 | 半导体器件 |
JP2013145814A (ja) * | 2012-01-16 | 2013-07-25 | Hitachi Ltd | パワーモジュール |
WO2013115315A1 (ja) * | 2012-01-31 | 2013-08-08 | ローム株式会社 | パワーモジュール半導体装置およびその製造方法 |
JP2013161938A (ja) * | 2012-02-03 | 2013-08-19 | Toyota Industries Corp | 配線パターンの接続構造およびその製造方法 |
JP2015201625A (ja) * | 2014-03-31 | 2015-11-12 | 株式会社東芝 | 半導体モジュール及び半導体モジュールの製造方法 |
JP2015207685A (ja) * | 2014-04-22 | 2015-11-19 | 日産自動車株式会社 | 半導体モジュール及び半導体装置 |
CN105308743A (zh) * | 2013-12-19 | 2016-02-03 | 富士电机株式会社 | 半导体模块及电驱动车辆 |
WO2016092994A1 (ja) * | 2014-12-12 | 2016-06-16 | 株式会社日立製作所 | 半導体モジュールおよび半導体モジュールの製造方法 |
EP2372763A3 (en) * | 2010-04-02 | 2016-07-27 | Hitachi, Ltd. | Power semiconductor module |
US9460981B2 (en) | 2013-10-29 | 2016-10-04 | Fuji Electric Co., Ltd. | Semiconductor module |
US9520337B2 (en) | 2013-10-29 | 2016-12-13 | Fuji Electric Co., Ltd. | Semiconductor module |
WO2017175686A1 (ja) * | 2016-04-04 | 2017-10-12 | ローム株式会社 | パワーモジュールおよびその製造方法 |
JP2018074809A (ja) * | 2016-10-31 | 2018-05-10 | トヨタ自動車株式会社 | Dc−dcコンバータ |
JP2019067951A (ja) * | 2017-10-02 | 2019-04-25 | トヨタ自動車株式会社 | 半導体装置 |
JP2019102519A (ja) * | 2017-11-29 | 2019-06-24 | トヨタ自動車株式会社 | 半導体装置 |
JP2019216189A (ja) * | 2018-06-13 | 2019-12-19 | トヨタ自動車株式会社 | 半導体装置 |
WO2020100538A1 (ja) * | 2018-11-16 | 2020-05-22 | 日立オートモティブシステムズ株式会社 | パワー半導体モジュール、電力変換装置およびパワー半導体モジュールの製造方法 |
JP2020188157A (ja) * | 2019-05-15 | 2020-11-19 | 株式会社豊田自動織機 | 半導体モジュール部品 |
US11251163B2 (en) | 2019-12-18 | 2022-02-15 | Fuji Electric Co., Ltd. | Semiconductor device having circuit board interposed between two conductor layers |
WO2022064842A1 (ja) * | 2020-09-24 | 2022-03-31 | 株式会社オートネットワーク技術研究所 | 基板ユニット |
US11658231B2 (en) | 2019-12-17 | 2023-05-23 | Fuji Electric Co., Ltd. | Semiconductor device |
JP7452597B2 (ja) | 2018-05-30 | 2024-03-19 | 富士電機株式会社 | 半導体装置及びその製造方法 |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009283741A (ja) * | 2008-05-23 | 2009-12-03 | Fuji Electric Device Technology Co Ltd | 半導体装置 |
JP5581131B2 (ja) * | 2010-06-30 | 2014-08-27 | 日立オートモティブシステムズ株式会社 | パワーモジュール及びそれを用いた電力変換装置 |
JP2012174856A (ja) * | 2011-02-21 | 2012-09-10 | Hitachi Cable Ltd | ヒートシンク及びその製造方法 |
JP5588895B2 (ja) * | 2011-02-28 | 2014-09-10 | 日立オートモティブシステムズ株式会社 | パワー半導体モジュール,パワー半導体モジュールの製造方法及び電力変換装置 |
US8804340B2 (en) * | 2011-06-08 | 2014-08-12 | International Rectifier Corporation | Power semiconductor package with double-sided cooling |
JP5520889B2 (ja) * | 2011-06-24 | 2014-06-11 | 日立オートモティブシステムズ株式会社 | パワー半導体モジュール及びそれを用いた電力変換装置 |
JP2013021254A (ja) * | 2011-07-14 | 2013-01-31 | Mitsubishi Electric Corp | 半導体装置および半導体装置の製造方法 |
JP2014199829A (ja) * | 2011-07-29 | 2014-10-23 | 三洋電機株式会社 | 半導体モジュール及びそれを搭載したインバータ |
US9240371B2 (en) * | 2011-08-10 | 2016-01-19 | Denso Corporation | Semiconductor module, semiconductor device having semiconductor module, and method of manufacturing semiconductor module |
US9048721B2 (en) * | 2011-09-27 | 2015-06-02 | Keihin Corporation | Semiconductor device |
CN103023279B (zh) * | 2011-09-27 | 2015-05-13 | 株式会社京浜 | 半导体控制装置 |
KR101388737B1 (ko) * | 2012-04-12 | 2014-04-25 | 삼성전기주식회사 | 반도체 패키지, 반도체 모듈, 및 그 실장 구조 |
US8860071B2 (en) * | 2012-06-21 | 2014-10-14 | Infineon Technologies Ag | Electro-thermal cooling devices and methods of fabrication thereof |
JP5708613B2 (ja) * | 2012-11-01 | 2015-04-30 | 株式会社豊田自動織機 | モジュール |
JP6176320B2 (ja) * | 2013-04-25 | 2017-08-09 | 富士電機株式会社 | 半導体装置 |
AT514085B1 (de) * | 2013-06-11 | 2014-10-15 | Austria Tech & System Tech | Leistungsmodul |
JP5921491B2 (ja) * | 2013-06-13 | 2016-05-24 | 三菱電機株式会社 | 電力用半導体装置 |
JP6086055B2 (ja) | 2013-11-26 | 2017-03-01 | トヨタ自動車株式会社 | 半導体装置 |
CN104701274B (zh) * | 2013-12-10 | 2017-11-14 | 江苏宏微科技股份有限公司 | 带有双散热器的功率模块 |
US9148946B1 (en) * | 2014-03-28 | 2015-09-29 | Deere & Company | Electronic assembly for an inverter |
DE102014106686B4 (de) * | 2014-05-12 | 2022-12-01 | Infineon Technologies Austria Ag | Elektronisches modul, elektronisches system und verfahren zum herstellen desselben |
JP2015225918A (ja) * | 2014-05-27 | 2015-12-14 | 大学共同利用機関法人 高エネルギー加速器研究機構 | 半導体モジュールおよび半導体スイッチ |
JP6524709B2 (ja) * | 2014-06-13 | 2019-06-05 | 日産自動車株式会社 | 半導体装置 |
JP6369228B2 (ja) | 2014-08-29 | 2018-08-08 | 富士電機株式会社 | 半導体装置 |
JP6409690B2 (ja) * | 2014-11-20 | 2018-10-24 | 株式会社デンソー | 冷却モジュール |
JP6299578B2 (ja) * | 2014-12-15 | 2018-03-28 | トヨタ自動車株式会社 | 半導体装置 |
TWI582925B (zh) * | 2015-02-04 | 2017-05-11 | 智威科技股份有限公司 | 半導體元件封裝結構與其製造方法 |
CN105990265B (zh) * | 2015-02-26 | 2019-04-05 | 台达电子工业股份有限公司 | 功率转换电路的封装模块及其制造方法 |
ITUB20153344A1 (it) * | 2015-09-02 | 2017-03-02 | St Microelectronics Srl | Modulo di potenza elettronico con migliorata dissipazione termica e relativo metodo di fabbricazione |
JP6724449B2 (ja) * | 2016-03-18 | 2020-07-15 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
US10403601B2 (en) | 2016-06-17 | 2019-09-03 | Fairchild Semiconductor Corporation | Semiconductor package and related methods |
DE102016117843A1 (de) * | 2016-09-21 | 2018-03-22 | Infineon Technologies Ag | Mit Kühlfluid gekühlte und eine Abschirmschicht umfassende Packung |
DE102016121801B4 (de) * | 2016-11-14 | 2022-03-17 | Infineon Technologies Ag | Baugruppe mit Verbindungen, die verschiedene Schmelztemperaturen aufweisen, Fahrzeug mit der Baugruppe und Verfahren zum Herstellen derselben und Verwendung der Baugruppe für eine Automobilanwendung |
US10249552B2 (en) * | 2017-02-22 | 2019-04-02 | Jmj Korea Co., Ltd. | Semiconductor package having double-sided heat dissipation structure |
US11264318B2 (en) | 2017-03-08 | 2022-03-01 | Mitsubishi Electric Corporation | Semiconductor device, method for manufacturing the same, and semiconductor module |
JP6885175B2 (ja) * | 2017-04-14 | 2021-06-09 | 富士電機株式会社 | 半導体装置 |
US10607919B2 (en) | 2017-04-28 | 2020-03-31 | Semiconductor Components Industries, Llc | Semiconductor package having junction cooling pipes embedded in substrates |
JP6922450B2 (ja) * | 2017-06-08 | 2021-08-18 | 株式会社デンソー | 半導体モジュール |
JP6766757B2 (ja) * | 2017-06-12 | 2020-10-14 | トヨタ自動車株式会社 | 半導体装置 |
KR102391008B1 (ko) * | 2017-08-08 | 2022-04-26 | 현대자동차주식회사 | 파워 모듈 및 그 파워 모듈을 포함하는 전력 변환 시스템 |
JP6801605B2 (ja) * | 2017-08-11 | 2020-12-16 | 株式会社デンソー | 電力変換装置 |
JP2019046899A (ja) * | 2017-08-31 | 2019-03-22 | ルネサスエレクトロニクス株式会社 | 電子装置 |
JP6771447B2 (ja) | 2017-09-29 | 2020-10-21 | 日立オートモティブシステムズ株式会社 | パワー半導体装置およびそれを用いた電力変換装置 |
TWI746883B (zh) | 2017-09-29 | 2021-11-21 | 韓商Jmj韓國有限公司 | 形成有陰刻圖案的半導體封裝用夾具、引線框架、基板及包括其的半導體封裝體 |
US10002821B1 (en) * | 2017-09-29 | 2018-06-19 | Infineon Technologies Ag | Semiconductor chip package comprising semiconductor chip and leadframe disposed between two substrates |
JP2019067949A (ja) * | 2017-10-02 | 2019-04-25 | トヨタ自動車株式会社 | 半導体装置 |
JP6945418B2 (ja) * | 2017-10-24 | 2021-10-06 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
WO2019087540A1 (ja) * | 2017-10-30 | 2019-05-09 | 住友電気工業株式会社 | 半導体モジュール |
JP2019083294A (ja) * | 2017-10-31 | 2019-05-30 | トヨタ自動車株式会社 | 半導体装置とその製造方法 |
JP7163583B2 (ja) * | 2018-01-30 | 2022-11-01 | 株式会社デンソー | 半導体装置 |
KR102134718B1 (ko) * | 2018-02-07 | 2020-07-17 | 제엠제코(주) | 전도성 금속 구조체를 이용한 반도체 패키지 |
WO2019156420A1 (ko) * | 2018-02-07 | 2019-08-15 | 제엠제코(주) | 전도성 금속 구조체를 이용한 반도체 패키지 |
US10373890B1 (en) * | 2018-04-09 | 2019-08-06 | Infineon Technologies Ag | Cooling techniques for semiconductor package |
US11164746B2 (en) | 2018-06-26 | 2021-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of manufacturing semiconductor devices and a semiconductor device |
JP7204174B2 (ja) * | 2018-07-19 | 2023-01-16 | マイクロモジュールテクノロジー株式会社 | 半導体装置及び半導体装置の製造方法 |
JP7260278B2 (ja) | 2018-10-19 | 2023-04-18 | 現代自動車株式会社 | 半導体サブアセンブリー及び半導体パワーモジュール |
KR102163662B1 (ko) | 2018-12-05 | 2020-10-08 | 현대오트론 주식회사 | 양면 냉각 파워 모듈 및 이의 제조방법 |
JP7059970B2 (ja) | 2019-03-11 | 2022-04-26 | 株式会社デンソー | 半導体装置 |
JP7088094B2 (ja) * | 2019-03-19 | 2022-06-21 | 株式会社デンソー | 半導体装置 |
JP7156155B2 (ja) * | 2019-04-19 | 2022-10-19 | 三菱電機株式会社 | 半導体モジュール |
IT201900013743A1 (it) * | 2019-08-01 | 2021-02-01 | St Microelectronics Srl | Dispositivo elettronico di potenza incapsulato, in particolare circuito a ponte comprendente transistori di potenza, e relativo procedimento di assemblaggio |
US11469163B2 (en) | 2019-08-02 | 2022-10-11 | Semiconductor Components Industries, Llc | Low stress asymmetric dual side module |
US11075148B2 (en) * | 2019-10-09 | 2021-07-27 | Semiconductor Components Industries, Llc | Stacked transistor assembly with dual middle mounting clips |
JP7413720B2 (ja) * | 2019-10-28 | 2024-01-16 | 富士電機株式会社 | 半導体モジュール |
JP7301805B2 (ja) * | 2020-09-24 | 2023-07-03 | 株式会社東芝 | 半導体モジュール |
FR3115654B1 (fr) * | 2020-10-28 | 2023-05-12 | Valeo Systemes De Controle Moteur | Ensemble électronique comportant un système de refroidissement amélioré |
CN113309679B (zh) * | 2021-06-16 | 2022-07-15 | 星呈慧宇(北京)科技有限公司 | 脉冲等离子推力装置 |
CN114334674A (zh) * | 2021-08-16 | 2022-04-12 | 华为数字能源技术有限公司 | 功率半导体模块制备方法及功率半导体模块 |
WO2023043163A1 (ko) * | 2021-09-14 | 2023-03-23 | 파워마스터반도체 주식회사 | 양면 냉각 반도체 장치 |
JPWO2023047881A1 (ja) * | 2021-09-21 | 2023-03-30 | ||
JP2023054418A (ja) * | 2021-10-04 | 2023-04-14 | 三菱電機株式会社 | 電力用半導体装置及びその製造方法 |
US20230260861A1 (en) * | 2022-02-11 | 2023-08-17 | Wolfspeed, Inc. | Semiconductor packages with increased power handling |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005054248A (ja) * | 2003-08-06 | 2005-03-03 | Denso Corp | 複合皮膜及びその製造方法 |
JP2005123233A (ja) * | 2003-10-14 | 2005-05-12 | Denso Corp | 半導体装置の冷却構造 |
JP2007027794A (ja) * | 2003-09-17 | 2007-02-01 | Denso Corp | 半導体装置およびその製造方法 |
JP2007251076A (ja) * | 2006-03-20 | 2007-09-27 | Hitachi Ltd | パワー半導体モジュール |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4392153A (en) * | 1978-05-01 | 1983-07-05 | General Electric Company | Cooled semiconductor power module including structured strain buffers without dry interfaces |
JP3051570B2 (ja) * | 1991-06-07 | 2000-06-12 | 新光電気工業株式会社 | リードフレーム及び半導体装置 |
US6072240A (en) * | 1998-10-16 | 2000-06-06 | Denso Corporation | Semiconductor chip package |
JP4085536B2 (ja) * | 1998-11-09 | 2008-05-14 | 株式会社日本自動車部品総合研究所 | 電気機器およびその製造方法並びに圧接型半導体装置 |
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
EP2244289B1 (en) * | 2000-04-19 | 2014-03-26 | Denso Corporation | Coolant cooled type semiconductor device |
JP4479121B2 (ja) * | 2001-04-25 | 2010-06-09 | 株式会社デンソー | 半導体装置の製造方法 |
US6891256B2 (en) * | 2001-10-22 | 2005-05-10 | Fairchild Semiconductor Corporation | Thin, thermally enhanced flip chip in a leaded molded package |
JP4016384B2 (ja) * | 2002-06-17 | 2007-12-05 | 株式会社安川電機 | パワーモジュールおよびこれを用いたモータ制御装置 |
DE10231091A1 (de) * | 2002-07-10 | 2004-01-22 | Robert Bosch Gmbh | Aktivgleichrichter-Modul für Drehstromgeneratoren von Fahrzeugen |
JP4039339B2 (ja) * | 2003-08-07 | 2008-01-30 | トヨタ自動車株式会社 | 浸漬式両面放熱パワーモジュール |
JP4254527B2 (ja) * | 2003-12-24 | 2009-04-15 | 株式会社デンソー | 半導体装置 |
JP2005302951A (ja) * | 2004-04-09 | 2005-10-27 | Toshiba Corp | 電力用半導体装置パッケージ |
JP4635564B2 (ja) | 2004-11-04 | 2011-02-23 | 富士電機システムズ株式会社 | 半導体装置 |
JP4784150B2 (ja) | 2004-11-10 | 2011-10-05 | 富士電機株式会社 | 半導体装置および、半導体装置の製造方法 |
JP4478049B2 (ja) * | 2005-03-15 | 2010-06-09 | 三菱電機株式会社 | 半導体装置 |
US7030317B1 (en) * | 2005-04-13 | 2006-04-18 | Delphi Technologies, Inc. | Electronic assembly with stacked integrated circuit die |
JP4450230B2 (ja) * | 2005-12-26 | 2010-04-14 | 株式会社デンソー | 半導体装置 |
JP2007305772A (ja) * | 2006-05-11 | 2007-11-22 | Fuji Electric Device Technology Co Ltd | 半導体装置および半導体装置の製造方法 |
JP2008041752A (ja) * | 2006-08-02 | 2008-02-21 | Hitachi Metals Ltd | 半導体モジュールおよび半導体モジュール用放熱板 |
US7564124B2 (en) * | 2006-08-29 | 2009-07-21 | Fairchild Semiconductor Corporation | Semiconductor die package including stacked dice and heat sink structures |
JP2008124430A (ja) | 2006-10-18 | 2008-05-29 | Hitachi Ltd | パワー半導体モジュール |
DE102007034491A1 (de) | 2007-07-24 | 2009-02-05 | Siemens Ag | Modul mit elektronischem Bauelement zwischen zwei Substraten, insbesondere DCB-Keramiksubstraten, dessen Herstellung und Kontaktierung |
JP4506848B2 (ja) * | 2008-02-08 | 2010-07-21 | 株式会社デンソー | 半導体モジュール |
JP5245485B2 (ja) * | 2008-03-25 | 2013-07-24 | 富士電機株式会社 | 半導体装置の製造方法 |
-
2009
- 2009-04-08 DE DE112009005537.0T patent/DE112009005537B3/de active Active
- 2009-04-08 WO PCT/JP2009/057162 patent/WO2009125779A1/ja active Application Filing
- 2009-04-08 DE DE112009000447.4T patent/DE112009000447B4/de active Active
- 2009-04-08 US US12/735,926 patent/US8450845B2/en active Active
- 2009-04-08 JP JP2010507253A patent/JP5365627B2/ja active Active
-
2012
- 2012-11-19 JP JP2012253098A patent/JP2013034029A/ja active Pending
-
2013
- 2013-04-22 US US13/867,613 patent/US8673691B2/en active Active
- 2013-10-21 JP JP2013218272A patent/JP5757314B2/ja active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005054248A (ja) * | 2003-08-06 | 2005-03-03 | Denso Corp | 複合皮膜及びその製造方法 |
JP2007027794A (ja) * | 2003-09-17 | 2007-02-01 | Denso Corp | 半導体装置およびその製造方法 |
JP2005123233A (ja) * | 2003-10-14 | 2005-05-12 | Denso Corp | 半導体装置の冷却構造 |
JP2007251076A (ja) * | 2006-03-20 | 2007-09-27 | Hitachi Ltd | パワー半導体モジュール |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011114157A (ja) * | 2009-11-26 | 2011-06-09 | Mitsubishi Electric Corp | 電力変換装置 |
EP2372763A3 (en) * | 2010-04-02 | 2016-07-27 | Hitachi, Ltd. | Power semiconductor module |
CN102637653A (zh) * | 2011-02-08 | 2012-08-15 | Abb研究有限公司 | 半导体器件 |
CN102637653B (zh) * | 2011-02-08 | 2014-11-26 | Abb研究有限公司 | 半导体器件 |
JP2013145814A (ja) * | 2012-01-16 | 2013-07-25 | Hitachi Ltd | パワーモジュール |
WO2013115315A1 (ja) * | 2012-01-31 | 2013-08-08 | ローム株式会社 | パワーモジュール半導体装置およびその製造方法 |
JP2013161938A (ja) * | 2012-02-03 | 2013-08-19 | Toyota Industries Corp | 配線パターンの接続構造およびその製造方法 |
US9520337B2 (en) | 2013-10-29 | 2016-12-13 | Fuji Electric Co., Ltd. | Semiconductor module |
US9460981B2 (en) | 2013-10-29 | 2016-10-04 | Fuji Electric Co., Ltd. | Semiconductor module |
CN105308743A (zh) * | 2013-12-19 | 2016-02-03 | 富士电机株式会社 | 半导体模块及电驱动车辆 |
JP2015201625A (ja) * | 2014-03-31 | 2015-11-12 | 株式会社東芝 | 半導体モジュール及び半導体モジュールの製造方法 |
JP2015207685A (ja) * | 2014-04-22 | 2015-11-19 | 日産自動車株式会社 | 半導体モジュール及び半導体装置 |
WO2016092994A1 (ja) * | 2014-12-12 | 2016-06-16 | 株式会社日立製作所 | 半導体モジュールおよび半導体モジュールの製造方法 |
US10177084B2 (en) | 2014-12-12 | 2019-01-08 | Hitachi, Ltd. | Semiconductor module and method of manufacturing semiconductor module |
WO2017175686A1 (ja) * | 2016-04-04 | 2017-10-12 | ローム株式会社 | パワーモジュールおよびその製造方法 |
JP2018074809A (ja) * | 2016-10-31 | 2018-05-10 | トヨタ自動車株式会社 | Dc−dcコンバータ |
JP2019067951A (ja) * | 2017-10-02 | 2019-04-25 | トヨタ自動車株式会社 | 半導体装置 |
JP2019102519A (ja) * | 2017-11-29 | 2019-06-24 | トヨタ自動車株式会社 | 半導体装置 |
JP7452597B2 (ja) | 2018-05-30 | 2024-03-19 | 富士電機株式会社 | 半導体装置及びその製造方法 |
JP7124474B2 (ja) | 2018-06-13 | 2022-08-24 | 株式会社デンソー | 半導体装置 |
JP2019216189A (ja) * | 2018-06-13 | 2019-12-19 | トヨタ自動車株式会社 | 半導体装置 |
CN110600457A (zh) * | 2018-06-13 | 2019-12-20 | 丰田自动车株式会社 | 半导体装置 |
CN110600457B (zh) * | 2018-06-13 | 2023-11-24 | 株式会社电装 | 半导体装置 |
JP7153538B2 (ja) | 2018-11-16 | 2022-10-14 | 日立Astemo株式会社 | パワー半導体モジュール、電力変換装置およびパワー半導体モジュールの製造方法 |
JP2020088019A (ja) * | 2018-11-16 | 2020-06-04 | 日立オートモティブシステムズ株式会社 | パワー半導体モジュール、電力変換装置およびパワー半導体モジュールの製造方法 |
WO2020100538A1 (ja) * | 2018-11-16 | 2020-05-22 | 日立オートモティブシステムズ株式会社 | パワー半導体モジュール、電力変換装置およびパワー半導体モジュールの製造方法 |
JP2020188157A (ja) * | 2019-05-15 | 2020-11-19 | 株式会社豊田自動織機 | 半導体モジュール部品 |
JP7326859B2 (ja) | 2019-05-15 | 2023-08-16 | 三菱マテリアル株式会社 | 半導体モジュール部品 |
US11658231B2 (en) | 2019-12-17 | 2023-05-23 | Fuji Electric Co., Ltd. | Semiconductor device |
US11251163B2 (en) | 2019-12-18 | 2022-02-15 | Fuji Electric Co., Ltd. | Semiconductor device having circuit board interposed between two conductor layers |
WO2022064842A1 (ja) * | 2020-09-24 | 2022-03-31 | 株式会社オートネットワーク技術研究所 | 基板ユニット |
JP7444007B2 (ja) | 2020-09-24 | 2024-03-06 | 株式会社オートネットワーク技術研究所 | 基板ユニット |
Also Published As
Publication number | Publication date |
---|---|
DE112009000447B4 (de) | 2016-07-14 |
DE112009000447T5 (de) | 2011-03-17 |
US20130267064A1 (en) | 2013-10-10 |
DE112009005537B3 (de) | 2022-05-12 |
JPWO2009125779A1 (ja) | 2011-08-04 |
US8673691B2 (en) | 2014-03-18 |
JP5365627B2 (ja) | 2013-12-11 |
JP5757314B2 (ja) | 2015-07-29 |
JP2013034029A (ja) | 2013-02-14 |
JP2014060410A (ja) | 2014-04-03 |
US20110037166A1 (en) | 2011-02-17 |
US8450845B2 (en) | 2013-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5757314B2 (ja) | 半導体装置 | |
US10297522B2 (en) | Semiconductor package structure and manufacturing method thereof | |
US8872332B2 (en) | Power module with directly attached thermally conductive structures | |
US7816784B2 (en) | Power quad flat no-lead semiconductor die packages with isolated heat sink for high-voltage, high-power applications, systems using the same, and methods of making the same | |
JP6332439B2 (ja) | 電力変換装置 | |
JP6004094B2 (ja) | パワー半導体モジュールおよびその製造方法、電力変換器 | |
US7682875B2 (en) | Method for fabricating a module including a sintered joint | |
JP4023397B2 (ja) | 半導体モジュールおよびその製造方法 | |
US20120175755A1 (en) | Semiconductor device including a heat spreader | |
WO2020050325A1 (ja) | パワー半導体装置およびその製造方法、ならびに電力変換装置 | |
WO2005024941A1 (ja) | 半導体装置 | |
JP3390661B2 (ja) | パワーモジュール | |
JP2007305772A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2019071412A (ja) | チップパッケージ | |
JP2020088074A (ja) | パワー半導体装置 | |
KR102228945B1 (ko) | 반도체 패키지 및 이의 제조방법 | |
JP5246143B2 (ja) | 半導体モジュールおよびその製造方法ならびに電気機器 | |
KR102411122B1 (ko) | 방열구조를 구비한 반도체 패키지, 반도체 패키지가 접합된 쿨링시스템, 방열구조를 구비한 기판 및 방열구조를 구비한 기판 제조방법 | |
JP4784150B2 (ja) | 半導体装置および、半導体装置の製造方法 | |
JP2006190728A (ja) | 電力用半導体装置 | |
TWI660471B (zh) | 晶片封裝 | |
CN111354710A (zh) | 半导体装置及其制造方法 | |
JP6953859B2 (ja) | 半導体装置 | |
JP2006066559A (ja) | 半導体モジュールおよびその製造方法 | |
WO2023218680A1 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09731209 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010507253 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120090004474 Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12735926 Country of ref document: US |
|
RET | De translation (de og part 6b) |
Ref document number: 112009000447 Country of ref document: DE Date of ref document: 20110317 Kind code of ref document: P |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09731209 Country of ref document: EP Kind code of ref document: A1 |