KR100551641B1 - 반도체 장치의 제조 방법 및 반도체 장치 - Google Patents

반도체 장치의 제조 방법 및 반도체 장치 Download PDF

Info

Publication number
KR100551641B1
KR100551641B1 KR1020010081051A KR20010081051A KR100551641B1 KR 100551641 B1 KR100551641 B1 KR 100551641B1 KR 1020010081051 A KR1020010081051 A KR 1020010081051A KR 20010081051 A KR20010081051 A KR 20010081051A KR 100551641 B1 KR100551641 B1 KR 100551641B1
Authority
KR
South Korea
Prior art keywords
substrate
semiconductor device
mold
semiconductor chips
conductor pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1020010081051A
Other languages
English (en)
Korean (ko)
Other versions
KR20020050148A (ko
Inventor
다까하시노리유끼
스즈끼마사유끼
쯔찌야고우지
마쯔우라다까오
하시즈메다까노리
이찌따니마사히로
스즈끼가즈나리
니시따다까후미
이무라겐이찌
미와다까시
Original Assignee
가부시키가이샤 히타치세이사쿠쇼
가부시기가이샤 히다치초엘에스아이시스템즈
히타치 요네자와 덴시 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 히타치세이사쿠쇼, 가부시기가이샤 히다치초엘에스아이시스템즈, 히타치 요네자와 덴시 가부시키가이샤 filed Critical 가부시키가이샤 히타치세이사쿠쇼
Publication of KR20020050148A publication Critical patent/KR20020050148A/ko
Application granted granted Critical
Publication of KR100551641B1 publication Critical patent/KR100551641B1/ko
Assigned to 르네사스 세미컨덕터 패키지 앤드 테스트 솔루션즈 가부시키가이샤 reassignment 르네사스 세미컨덕터 패키지 앤드 테스트 솔루션즈 가부시키가이샤 권리지분의 전부이전등록 Assignors: 히타치 요네자와 덴시 가부시키가이샤
Assigned to 르네사스 일렉트로닉스 가부시키가이샤 reassignment 르네사스 일렉트로닉스 가부시키가이샤 권리지분의 전부이전등록 Assignors: 가부시키가이샤 히타치세이사쿠쇼, 가부시키가이샤 히타치초에루. 에스. 아이. 시스테무즈
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/014—Manufacture or treatment using batch processing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/016—Manufacture or treatment using moulds
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/101—Marks applied to devices, e.g. for alignment or identification characterised by the type of information, e.g. logos or symbols
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/681—Shapes or dispositions thereof comprising holes not having chips therein, e.g. for outgassing, underfilling or bond wire passage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W99/00—Subject matter not provided for in other groups of this subclass

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Injection Moulding Of Plastics Or The Like (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
KR1020010081051A 2000-12-20 2001-12-19 반도체 장치의 제조 방법 및 반도체 장치 Expired - Lifetime KR100551641B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000387825A JP3619773B2 (ja) 2000-12-20 2000-12-20 半導体装置の製造方法
JPJP-P-2000-00387825 2000-12-20

Publications (2)

Publication Number Publication Date
KR20020050148A KR20020050148A (ko) 2002-06-26
KR100551641B1 true KR100551641B1 (ko) 2006-02-14

Family

ID=18854673

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020010081051A Expired - Lifetime KR100551641B1 (ko) 2000-12-20 2001-12-19 반도체 장치의 제조 방법 및 반도체 장치

Country Status (6)

Country Link
US (4) US6596561B2 (https=)
JP (1) JP3619773B2 (https=)
KR (1) KR100551641B1 (https=)
CN (1) CN1230882C (https=)
SG (1) SG92821A1 (https=)
TW (1) TW526598B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101101669B1 (ko) * 2009-12-01 2011-12-30 삼성전기주식회사 전자부품 제조장치 및 전자부품 제조방법

Families Citing this family (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1154658A (ja) * 1997-07-30 1999-02-26 Hitachi Ltd 半導体装置及びその製造方法並びにフレーム構造体
WO2000007235A1 (fr) * 1998-07-28 2000-02-10 Seiko Epson Corporation Dispositif a semi-conducteurs, procede de fabrication, module a semi-conducteurs, et dispositif electronique comprenant une carte imprimee et une carte equipee
JP4586316B2 (ja) * 2001-08-21 2010-11-24 日本テキサス・インスツルメンツ株式会社 半導体チップ搭載用基板及びそれを用いた半導体装置
JP3892703B2 (ja) * 2001-10-19 2007-03-14 富士通株式会社 半導体基板用治具及びこれを用いた半導体装置の製造方法
AU2003234812A1 (en) 2002-06-05 2003-12-22 Hitachi Ulsi Systems Co., Ltd. Semiconductor device
JP3812500B2 (ja) * 2002-06-20 2006-08-23 セイコーエプソン株式会社 半導体装置とその製造方法、電気光学装置、電子機器
JP2004055860A (ja) 2002-07-22 2004-02-19 Renesas Technology Corp 半導体装置の製造方法
EP1549472B1 (en) * 2002-08-05 2008-09-24 Nxp B.V. Method for manufacturing a packaged semiconductor device, packaged semiconductor device obtained with such a method and metal carrier suitable for use in such a method
US7064426B2 (en) * 2002-09-17 2006-06-20 Chippac, Inc. Semiconductor multi-package module having wire bond interconnect between stacked packages
US20040061213A1 (en) * 2002-09-17 2004-04-01 Chippac, Inc. Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
US7045887B2 (en) * 2002-10-08 2006-05-16 Chippac, Inc. Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package
JP4519398B2 (ja) * 2002-11-26 2010-08-04 Ｔｏｗａ株式会社 樹脂封止方法及び半導体装置の製造方法
JP4607429B2 (ja) * 2003-03-25 2011-01-05 東レ・ダウコーニング株式会社 半導体装置の製造方法および半導体装置
JP4796271B2 (ja) * 2003-07-10 2011-10-19 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US20050047106A1 (en) * 2003-08-29 2005-03-03 Martino Peter Miguel Substrate reinforcing in an LGA package
TWI222186B (en) * 2003-09-04 2004-10-11 Advanced Semiconductor Eng Method for manufacturing package substrate strip and structure from the same
JP2005116762A (ja) * 2003-10-07 2005-04-28 Fujitsu Ltd 半導体装置の保護方法及び半導体装置用カバー及び半導体装置ユニット及び半導体装置の梱包構造
JP2005150350A (ja) * 2003-11-14 2005-06-09 Renesas Technology Corp 半導体装置の製造方法
JP4488733B2 (ja) * 2003-12-24 2010-06-23 三洋電機株式会社 回路基板の製造方法および混成集積回路装置の製造方法。
JP2006073586A (ja) * 2004-08-31 2006-03-16 Renesas Technology Corp 半導体装置の製造方法
US7791180B2 (en) * 2004-10-01 2010-09-07 Yamaha Corporation Physical quantity sensor and lead frame used for same
US7595548B2 (en) * 2004-10-08 2009-09-29 Yamaha Corporation Physical quantity sensor and manufacturing method therefor
CN100416807C (zh) * 2004-10-20 2008-09-03 力晶半导体股份有限公司 半导体封装结构及其制造方法
JP2006190771A (ja) 2005-01-05 2006-07-20 Renesas Technology Corp 半導体装置
DE102005002862A1 (de) * 2005-01-20 2006-07-27 Infineon Technologies Ag Vefahren zur Herstellung eines FBGA-Bauelementes und Substrat zur Durchführung des Verfahrens
TWI283050B (en) * 2005-02-04 2007-06-21 Phoenix Prec Technology Corp Substrate structure embedded method with semiconductor chip and the method for making the same
JP2006269486A (ja) * 2005-03-22 2006-10-05 Renesas Technology Corp 半導体装置の製造方法
US8461675B2 (en) * 2005-12-13 2013-06-11 Sandisk Technologies Inc. Substrate panel with plating bar structured to allow minimum kerf width
JP4741383B2 (ja) * 2006-02-17 2011-08-03 富士通セミコンダクター株式会社 電子部品の樹脂封止方法
US20070269929A1 (en) * 2006-05-17 2007-11-22 Chih-Chin Liao Method of reducing stress on a semiconductor die with a distributed plating pattern
US20070267759A1 (en) * 2006-05-17 2007-11-22 Chih-Chin Liao Semiconductor device with a distributed plating pattern
WO2007136651A2 (en) * 2006-05-17 2007-11-29 Sandisk Corporation Semiconductor device with a distributed plating pattern
JP2007335581A (ja) * 2006-06-14 2007-12-27 Renesas Technology Corp 半導体装置の製造方法
JP2008004855A (ja) * 2006-06-26 2008-01-10 Nitto Denko Corp Ｔａｂ用テープキャリア
JP2008016630A (ja) * 2006-07-06 2008-01-24 Matsushita Electric Ind Co Ltd プリント配線板およびその製造方法
JP5117692B2 (ja) * 2006-07-14 2013-01-16 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP2008047573A (ja) * 2006-08-11 2008-02-28 Matsushita Electric Ind Co Ltd 樹脂封止型半導体装置の製造装置、樹脂封止型半導体装置の製造方法、および樹脂封止型半導体装置
US20080036078A1 (en) * 2006-08-14 2008-02-14 Ciclon Semiconductor Device Corp. Wirebond-less semiconductor package
JP5037071B2 (ja) * 2006-08-29 2012-09-26 新光電気工業株式会社 樹脂封止型半導体装置の製造方法
US7616451B2 (en) * 2006-10-13 2009-11-10 Stmicroelectronics S.R.L. Semiconductor package substrate and method, in particular for MEMS devices
DE102006058010B9 (de) * 2006-12-08 2009-06-10 Infineon Technologies Ag Halbleiterbauelement mit Hohlraumstruktur und Herstellungsverfahren
DE102006062473A1 (de) * 2006-12-28 2008-07-03 Qimonda Ag Halbleiterbauelement mit auf einem Substrat montiertem Chip
KR100849792B1 (ko) * 2007-04-23 2008-07-31 삼성전기주식회사 칩 부품의 제조방법
US8637972B2 (en) * 2007-06-08 2014-01-28 Sandisk Technologies Inc. Two-sided substrate lead connection for minimizing kerf width on a semiconductor substrate panel
KR100878194B1 (ko) * 2007-07-20 2009-01-13 세크론 주식회사 반도체 몰딩 장치
JP4659802B2 (ja) * 2007-09-25 2011-03-30 シャープ株式会社 絶縁性配線基板、これを用いた半導体パッケージ、および絶縁性配線基板の製造方法
KR100876899B1 (ko) * 2007-10-10 2009-01-07 주식회사 하이닉스반도체 반도체 패키지
US9117714B2 (en) * 2007-10-19 2015-08-25 Visera Technologies Company Limited Wafer level package and mask for fabricating the same
KR100931295B1 (ko) * 2008-01-24 2009-12-11 세크론 주식회사 전자 부품 몰딩 장치 및 전자 부품 몰딩 방법
JP2009206429A (ja) * 2008-02-29 2009-09-10 Toshiba Corp 記憶媒体
US20090224412A1 (en) * 2008-03-04 2009-09-10 Powertech Technology Corporation Non-planar substrate strip and semiconductor packaging method utilizing the substrate strip
US8217514B2 (en) * 2008-04-07 2012-07-10 Stats Chippac Ltd. Integrated circuit packaging system with warpage control system and method of manufacture thereof
JP5203045B2 (ja) * 2008-05-28 2013-06-05 日本特殊陶業株式会社 多層配線基板の中間製品、多層配線基板の製造方法
KR100882108B1 (ko) * 2008-06-02 2009-02-06 삼성전기주식회사 칩 부품의 제조방법
CN101621894B (zh) * 2008-07-04 2011-12-21 富葵精密组件(深圳)有限公司 电路板组装方法及电路板预制品
JP2010021275A (ja) * 2008-07-09 2010-01-28 Mitsubishi Electric Corp 半導体装置の製造方法
JP2010093109A (ja) * 2008-10-09 2010-04-22 Renesas Technology Corp 半導体装置、半導体装置の製造方法および半導体モジュールの製造方法
US9093448B2 (en) 2008-11-25 2015-07-28 Lord Corporation Methods for protecting a die surface with photocurable materials
CN102224583B (zh) * 2008-11-25 2014-09-10 洛德公司 使用光固化性材料保护晶片表面的方法
US7851266B2 (en) * 2008-11-26 2010-12-14 Micron Technologies, Inc. Microelectronic device wafers including an in-situ molded adhesive, molds for in-situ molding adhesives on microelectronic device wafers, and methods of molding adhesives on microelectronic device wafers
JP2010135418A (ja) * 2008-12-02 2010-06-17 Shinko Electric Ind Co Ltd 配線基板及び電子部品装置
TWI384603B (zh) * 2009-02-17 2013-02-01 日月光半導體製造股份有限公司 基板結構及應用其之封裝結構
JP5985136B2 (ja) 2009-03-19 2016-09-06 ソニー株式会社 半導体装置とその製造方法、及び電子機器
FR2943849B1 (fr) * 2009-03-31 2011-08-26 St Microelectronics Grenoble 2 Procede de realisation de boitiers semi-conducteurs et boitier semi-conducteur
JP5119484B2 (ja) * 2009-06-18 2013-01-16 三洋電機株式会社 実装基板およびそれを用いた半導体装置
KR101037450B1 (ko) * 2009-09-23 2011-05-26 삼성전기주식회사 패키지 기판
EP2330618A1 (en) * 2009-12-04 2011-06-08 STMicroelectronics (Grenoble 2) SAS Rebuilt wafer assembly
JP5503466B2 (ja) * 2010-08-31 2014-05-28 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5666211B2 (ja) * 2010-09-01 2015-02-12 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 配線基板及び半導体装置の製造方法
US8456021B2 (en) * 2010-11-24 2013-06-04 Texas Instruments Incorporated Integrated circuit device having die bonded to the polymer side of a polymer substrate
US8759153B2 (en) * 2011-09-06 2014-06-24 Infineon Technologies Ag Method for making a sensor device using a graphene layer
US8373269B1 (en) * 2011-09-08 2013-02-12 Taiwan Semiconductor Manufacturing Company, Ltd. Jigs with controlled spacing for bonding dies onto package substrates
JP5885332B2 (ja) 2011-10-20 2016-03-15 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
KR20130071792A (ko) * 2011-12-21 2013-07-01 삼성전자주식회사 Ｍｕｆ용 ｐｃｂ 및 그 ｐｃｂ 몰딩 구조
KR101922191B1 (ko) * 2012-03-02 2019-02-20 엘지이노텍 주식회사 인쇄회로기판 및 그의 제조 방법
US10405434B2 (en) 2013-03-22 2019-09-03 Fuji Electric Co., Ltd. Mounting jig for semiconductor device
JP6217101B2 (ja) * 2013-03-22 2017-10-25 富士電機株式会社 半導体装置の製造方法及び取り付け治具
US9082885B2 (en) 2013-05-30 2015-07-14 Samsung Electronics Co., Ltd. Semiconductor chip bonding apparatus and method of forming semiconductor device using the same
JP6044473B2 (ja) * 2013-06-28 2016-12-14 株式会社デンソー 電子装置およびその電子装置の製造方法
US9449943B2 (en) 2013-10-29 2016-09-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of balancing surfaces of an embedded PCB unit with a dummy copper pattern
KR20150062556A (ko) * 2013-11-29 2015-06-08 삼성전기주식회사 휨방지 부재가 구비된 스트립 레벨 기판 및 이의 제조 방법
US9397051B2 (en) 2013-12-03 2016-07-19 Invensas Corporation Warpage reduction in structures with electrical circuitry
JP6194804B2 (ja) * 2014-01-23 2017-09-13 株式会社デンソー モールドパッケージ
KR102214512B1 (ko) * 2014-07-04 2021-02-09 삼성전자 주식회사 인쇄회로기판 및 이를 이용한 반도체 패키지
US9711552B2 (en) * 2014-08-19 2017-07-18 Heptagon Micro Optics Pte. Ltd. Optoelectronic modules having a silicon substrate, and fabrication methods for such modules
US10043769B2 (en) * 2015-06-03 2018-08-07 Micron Technology, Inc. Semiconductor devices including dummy chips
US20180166356A1 (en) * 2016-12-13 2018-06-14 Globalfoundries Inc. Fan-out circuit packaging with integrated lid
EP3588547A4 (en) * 2017-02-20 2020-08-19 Shindengen Electric Manufacturing Co. Ltd. ELECTRONIC DEVICE
KR102696423B1 (ko) * 2019-08-14 2024-08-20 삼성전자주식회사 반도체 장치
US11469149B2 (en) * 2019-11-15 2022-10-11 Semtech Corporation Semiconductor device and method of forming mold degating structure for pre-molded substrate
US12304122B2 (en) * 2021-02-10 2025-05-20 STATS ChipPAC Pte. Ltd. Semiconductor manufacturing device and method of enhancing mold gate injector and air vent to reduce voids in encapsulant

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW344109B (en) * 1994-02-10 1998-11-01 Hitachi Ltd Methods of making semiconductor devices
JP2531382B2 (ja) 1994-05-26 1996-09-04 日本電気株式会社 ボ―ルグリッドアレイ半導体装置およびその製造方法
JP3066251B2 (ja) * 1994-08-05 2000-07-17 シャープ株式会社 プリント配線基板
JP3214788B2 (ja) * 1994-11-21 2001-10-02 アピックヤマダ株式会社 樹脂モールド装置および樹脂モールド方法
JP2666788B2 (ja) * 1995-10-19 1997-10-22 日本電気株式会社 チップサイズ半導体装置の製造方法
MY118036A (en) * 1996-01-22 2004-08-30 Lintec Corp Wafer dicing/bonding sheet and process for producing semiconductor device
EP0853337B1 (en) * 1996-07-12 2004-09-29 Fujitsu Limited Method for manufacturing semiconductor device
US5776798A (en) 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
JPH10244556A (ja) 1997-03-06 1998-09-14 Sony Corp 半導体パッケージの製造方法
JPH10256286A (ja) 1997-03-07 1998-09-25 Nkk Corp 半導体装置の製造方法
JP2971834B2 (ja) 1997-06-27 1999-11-08 松下電子工業株式会社 樹脂封止型半導体装置の製造方法
US5904502A (en) * 1997-09-04 1999-05-18 International Business Machines Corporation Multiple 3-dimensional semiconductor device processing method and apparatus
JP3601985B2 (ja) * 1998-10-30 2004-12-15 富士通株式会社 半導体パッケージの製造方法
US6448650B1 (en) * 1998-05-18 2002-09-10 Texas Instruments Incorporated Fine pitch system and method for reinforcing bond pads in semiconductor devices
JP2000156435A (ja) * 1998-06-22 2000-06-06 Fujitsu Ltd 半導体装置及びその製造方法
JP3127889B2 (ja) 1998-06-25 2001-01-29 日本電気株式会社 半導体パッケージの製造方法およびその成形用金型
EP0971401B1 (en) * 1998-07-10 2010-06-09 Apic Yamada Corporation Method of manufacturing semiconductor devices and a resin molding machine therefor
US6479887B1 (en) * 1998-08-31 2002-11-12 Amkor Technology, Inc. Circuit pattern tape for wafer-scale production of chip size semiconductor packages
JP4234244B2 (ja) * 1998-12-28 2009-03-04 富士通マイクロエレクトロニクス株式会社 ウエハーレベルパッケージ及びウエハーレベルパッケージを用いた半導体装置の製造方法
JP2000223608A (ja) * 1999-01-29 2000-08-11 Nec Corp 半導体パッケージ及びその製造方法
JP2000228566A (ja) * 1999-02-04 2000-08-15 Matsushita Electric Ind Co Ltd 集合プリント配線板
SG92685A1 (en) * 1999-03-10 2002-11-19 Towa Corp Method of coating semiconductor wafer with resin and mold used therefor
JP3494586B2 (ja) * 1999-03-26 2004-02-09 アピックヤマダ株式会社 樹脂封止装置及び樹脂封止方法
US6245595B1 (en) * 1999-07-22 2001-06-12 National Semiconductor Corporation Techniques for wafer level molding of underfill encapsulant
JP2001135658A (ja) * 1999-11-08 2001-05-18 Towa Corp 電子部品の組立方法及び組立装置
US6329220B1 (en) * 1999-11-23 2001-12-11 Micron Technology, Inc. Packages for semiconductor die
JP3738176B2 (ja) * 2000-08-03 2006-01-25 三洋電機株式会社 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101101669B1 (ko) * 2009-12-01 2011-12-30 삼성전기주식회사 전자부품 제조장치 및 전자부품 제조방법

Also Published As

Publication number Publication date
KR20020050148A (ko) 2002-06-26
SG92821A1 (en) 2002-11-19
US20050127535A1 (en) 2005-06-16
JP2002190488A (ja) 2002-07-05
TW526598B (en) 2003-04-01
US20030205797A1 (en) 2003-11-06
CN1360344A (zh) 2002-07-24
US20020074650A1 (en) 2002-06-20
US20040164428A1 (en) 2004-08-26
CN1230882C (zh) 2005-12-07
US7015069B2 (en) 2006-03-21
US6723583B2 (en) 2004-04-20
US6596561B2 (en) 2003-07-22
JP3619773B2 (ja) 2005-02-16
US6872597B2 (en) 2005-03-29

Similar Documents

Publication Publication Date Title
KR100551641B1 (ko) 반도체 장치의 제조 방법 및 반도체 장치
CN102365737B (zh) 半导体元件用基板的制造方法及半导体器件
US7923835B2 (en) Package, electronic device, substrate having a separation region and a wiring layers, and method for manufacturing
CN102456648A (zh) 封装基板及其制法
JP2915282B2 (ja) プラスチックモールドした集積回路パッケージ
CN102356462A (zh) 半导体元件用基板的制造方法及半导体器件
JP2002198458A (ja) 半導体装置及び半導体装置製造方法
JP4174008B2 (ja) 半導体装置
JPH09232506A (ja) 半導体装置およびその製造方法
JP4038021B2 (ja) 半導体装置の製造方法
JP5587464B2 (ja) 半導体装置の製造方法
JP2004214430A (ja) 回路基板、これを使用して製造した成形品、及び成形品製造方法
JPH0846091A (ja) ボールグリッドアレイ半導体装置
JP2004172647A (ja) 半導体装置
TW201036113A (en) Substrateless chip package and fabricating method
JP3659872B2 (ja) 半導体装置
JP3703960B2 (ja) 半導体装置
JP4737995B2 (ja) 半導体装置
JPH11274360A (ja) 半導体装置及びその製造方法
JP3398556B2 (ja) 半導体装置の製造方法
JP2011044747A (ja) 半導体装置の製造方法
JP2012124537A (ja) 半導体装置
JPH10189792A (ja) 半導体パッケージ
JP2014207471A (ja) 半導体装置の製造方法
JP2001015630A (ja) Ｂｇａ型半導体パッケージ及びその製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20130118

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20140117

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20150119

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20160119

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20170119

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

FPAY Annual fee payment

Payment date: 20180119

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 16

PC1801 Expiration of term

St.27 status event code: N-4-6-H10-H14-oth-PC1801

Not in force date: 20211220

Ip right cessation event data comment text: Termination Category : EXPIRATION_OF_DURATION

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000