JP2013521663A - 無機インターポーザ上のパッケージ貫通ビア(tpv)構造およびその製造方法 - Google Patents
無機インターポーザ上のパッケージ貫通ビア(tpv)構造およびその製造方法 Download PDFInfo
- Publication number
- JP2013521663A JP2013521663A JP2012556246A JP2012556246A JP2013521663A JP 2013521663 A JP2013521663 A JP 2013521663A JP 2012556246 A JP2012556246 A JP 2012556246A JP 2012556246 A JP2012556246 A JP 2012556246A JP 2013521663 A JP2013521663 A JP 2013521663A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- interposer
- metallized
- package
- polymer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 239000011521 glass Substances 0.000 claims abstract description 92
- 238000001465 metallisation Methods 0.000 claims abstract description 54
- 238000000034 method Methods 0.000 claims abstract description 47
- 230000004888 barrier function Effects 0.000 claims abstract description 46
- 229910052751 metal Inorganic materials 0.000 claims abstract description 41
- 239000002184 metal Substances 0.000 claims abstract description 41
- 239000000463 material Substances 0.000 claims abstract description 26
- 229920000642 polymer Polymers 0.000 claims description 49
- 238000004377 microelectronic Methods 0.000 claims description 22
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 19
- 229910052802 copper Inorganic materials 0.000 claims description 19
- 239000010949 copper Substances 0.000 claims description 19
- 239000004020 conductor Substances 0.000 claims description 13
- 230000008878 coupling Effects 0.000 claims description 13
- 238000010168 coupling process Methods 0.000 claims description 13
- 238000005859 coupling reaction Methods 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 9
- 238000010030 laminating Methods 0.000 claims description 7
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 6
- 239000000945 filler Substances 0.000 claims description 5
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical group O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 claims description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 4
- 239000010408 film Substances 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 2
- 229910000990 Ni alloy Inorganic materials 0.000 claims description 2
- 229910002092 carbon dioxide Inorganic materials 0.000 claims description 2
- 239000001569 carbon dioxide Substances 0.000 claims description 2
- 239000007788 liquid Substances 0.000 claims description 2
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims description 2
- 238000007747 plating Methods 0.000 claims description 2
- 239000010409 thin film Substances 0.000 claims description 2
- 229920006254 polymer film Polymers 0.000 claims 3
- 239000011347 resin Substances 0.000 claims 2
- 229920005989 resin Polymers 0.000 claims 2
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 238000005553 drilling Methods 0.000 claims 1
- 238000007373 indentation Methods 0.000 claims 1
- 230000000149 penetrating effect Effects 0.000 claims 1
- 238000004528 spin coating Methods 0.000 claims 1
- 238000005507 spraying Methods 0.000 claims 1
- 230000008602 contraction Effects 0.000 abstract description 9
- 230000000694 effects Effects 0.000 abstract description 7
- 238000013461 design Methods 0.000 abstract description 5
- 239000002318 adhesion promoter Substances 0.000 abstract description 2
- 230000002708 enhancing effect Effects 0.000 abstract 1
- 230000035882 stress Effects 0.000 description 53
- 239000011295 pitch Substances 0.000 description 32
- 239000000758 substrate Substances 0.000 description 23
- 238000000608 laser ablation Methods 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 239000010703 silicon Substances 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 230000003287 optical effect Effects 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 238000012360 testing method Methods 0.000 description 10
- 239000005388 borosilicate glass Substances 0.000 description 9
- 238000012545 processing Methods 0.000 description 8
- 238000004088 simulation Methods 0.000 description 7
- 238000002679 ablation Methods 0.000 description 5
- 229920006342 thermoplastic vulcanizate Polymers 0.000 description 5
- 230000008021 deposition Effects 0.000 description 4
- 239000005340 laminated glass Substances 0.000 description 4
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 230000005672 electromagnetic field Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 239000002861 polymer material Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000005382 thermal cycling Methods 0.000 description 3
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 238000001878 scanning electron micrograph Methods 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- IUYOGGFTLHZHEG-UHFFFAOYSA-N copper titanium Chemical compound [Ti].[Cu] IUYOGGFTLHZHEG-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- SWXVUIWOUIDPGS-UHFFFAOYSA-N diacetone alcohol Natural products CC(=O)CC(C)(C)O SWXVUIWOUIDPGS-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000005300 metallic glass Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 230000035484 reaction time Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000010792 warming Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
【選択図】図1
Description
前述のように、ガラスインターポーザはシリコンに対して複数の優位点を有する。TSV(シリコン貫通ビア)およびTPV(ガラス貫通ビア)の電気挙動をシミュレーションによって研究した。TSVおよびTPVに対してシミュレーションした挿入損失描画から、ガラスインターポーザのTPVはシリコンインターポーザのTSVと比較すると、ごくわずかな電気信号損失しか有しないことが観測された。シリコンの伝導率はガラスよりも多少高いため、TPVに比べてTSVにおいてはるかに高い基板損失が生じる。ガラス上に作成したTPVの電気モデリングの結果を以下に示す。
4種類のTPVを研究、比較し、以下の表2に要約した。
ポリマ素材の役割は、ガラスインターポーザ表面の金属層と、ビアのコアの金属との間の応力除去バリアとしても作用することである。さらに、応力除去バリアはまた、アブレーション処理中に、ガラス表面に対するレーザの物理的影響を低減するのにも役立つ。従来のシステムでは、レーザまたは、酸などの他の素材除去手段を用いて貫通ビアを作成するときには、基板の上部は基板の下部よりも長時間にわたって、除去手段によって作用を受ける。この意図しない長時間の反応時間の結果として、基板の上部層の一部が継続して除去される。それにより、低ピッチビア、つまり、基板面に対して垂直未満の角度となる側壁を有するビアが生じる。低ピッチビアは、ビアを埋めるために多量の金属化を必要とし、したがってコストが高くなるだけではなく、低ピッチビアの寸法によって、基板の区域に配置できる貫通ビアの数が減少する。
175μmおよび500μm厚のBSG試料をCO2レーザアブレーションで処理した。CO2レーザの最初の結果によって、ビア端部に沿って微細な亀裂を有し、大きなビア直径(125μm直径)および先細りが強いビアプロファイルが示された。CO2レーザアブレーションによるビアの光学像および走査型電子顕微鏡(SEM)像を10(a)、(b)、(c)、(d)に示す。ビアの入口直径は、一般的に125μmであり、出口直径は一般的に50μmであり、TPVピッチは175μmであった。微細な亀裂はCO2Tレーザを用いることによって最小限となり、ピッチはわずかに大きくなり、欠損は減少した。図11aおよび11bはCO2TレーザでアブレーションしたBSGガラス試料におけるレーザの入口および出口の光学像である。
Claims (32)
- 上部部分を有するガラスインターポーザ内に壁を有する複数の貫通ビアと、
前記ガラスインターポーザの前記上部部分の少なくとも一部分上の応力除去バリアと、
前記応力除去層の少なくとも一部分上の金属化シード層と、
前記金属化シード層の少なくとも一部分上の伝導体であって、複数の金属化パッケージ貫通ビアを形成する前記複数の貫通ビアの少なくとも一部分を貫通する伝導体と、
を備えるマイクロ電子パッケージであって、
前記貫通ビアの少なくとも一部分は前記応力除去層または前記金属化シード層によって充填されている、マイクロ電子パッケージ。 - 前記応力除去バリアはポリマ膜を備える、請求項1に記載のマイクロ電子パッケージ。
- 前記ポリマ膜は、薄い乾燥膜を積層した誘電体を備える、請求項2に記載のマイクロ電子パッケージ。
- 前記ポリマ膜は、乾燥膜、液状被覆、または気相堆積薄膜として堆積する、請求項2に記載のマイクロ電子パッケージ。
- 前記応力除去バリアは、前記ガラスインターポーザの熱膨張係数と前記伝導体の熱膨張係数との間の熱膨張係数を有する、請求項1に記載のマイクロ電子パッケージ。
- 前記応力除去バリアは、前記ガラスインターポーザの底部部分の少なくとも一部分上にある、請求項1に記載のマイクロ電子パッケージ。
- 前記応力除去バリアは、前記ガラスインターポーザの前記貫通ビアの前記壁の少なくとも一部分上にある、請求項1に記載のマイクロ電子パッケージ。
- 前記応力除去バリアおよび前記金属化シード層は同一の素材を備える、請求項1に記載のマイクロ電子パッケージ。
- 前記応力除去バリアおよび前記金属化層は、パラジウム、ニッケル、ニッケル合金、および銅合金からなる群から選択される、請求項8に記載のマイクロ電子パッケージ。
- 前記応力除去バリアまたは前記金属化シード層によって充填されていない前記貫通ビアの残りの部分の少なくとも一部分は、充填剤によって充填される、請求項1に記載のマイクロ電子パッケージ。
- 前記充填剤は、空気、ポリマ、金属合金、およびそれらの任意の組み合わせからなる群から選択される、請求項10に記載のマイクロ電子パッケージ。
- 前記伝導体は少なくとも1つの連結装置を形成する、請求項1に記載のマイクロ電子パッケージ。
- ガラスインターポーザの上面の少なくとも一部分上のポリマと、
積層層の少なくとも一部分上の金属化シード層と、
を備えるマイクロ電子パッケージであって、
前記ポリマおよび前記ガラスインターポーザの少なくとも一部分を除去して貫通ビアを形成し、
前記貫通ビアの少なくとも一部分は、金属化層を形成する金属導体で充填され、前記金属化層の一部分を選択的に除去し、金属化パッケージ貫通ビアを形成する、マイクロ電子パッケージ。 - 前記インターポーザの底面の少なくとも一部分上に前記ポリマをさらに備える、請求項13に記載のマイクロ電子パッケージ。
- 側壁の少なくとも一部分上に前記金属化層をさらに備える、請求項13に記載のマイクロ電子パッケージ。
- 前記ポリマは樹脂で被膜した銅を備える、請求項13に記載のマイクロ電子パッケージ。
- 前記誘電体層は対応する積層誘電体層を備える、請求項13に記載のマイクロ電子パッケージ。
- パッケージ貫通ビアをガラスインターポーザに製造する方法であって、
ポリマをガラスインターポーザの上面の少なくとも一部分上に積層し、
前記ポリマおよび前記ガラスインターポーザの少なくとも一部分を除去して貫通ビアを形成し、
前記貫通ビアの少なくとも一部分を金属導体で充填して金属化層を形成し、
前記金属化層の一部分を選択的に除去して金属化パッケージ貫通ビアを形成すること、
を備える、方法。 - 前記貫通ビアの少なくとも一部分を金属導体で充填する前に、前記積層層の少なくとも一部分上に金属化シード層を堆積することをさらに備える、請求項18に記載の方法。
- 前記インターポーザの底面の少なくとも一部分上に前記ポリマを積層することをさらに備える、請求項18に記載の方法。
- 前記上面の少なくとも一部分上に前記ポリマを積層することと、前記底面の少なくとも一部分上に前記ポリマを積層することを同時に行う、請求項20に記載の方法。
- 前記側壁の少なくとも一部分上に前記金属化層を堆積することをさらに備える、請求項18に記載の方法。
- 前記貫通ビアの少なくとも一部分を金属導体で充填して金属化層を形成することは、前記貫通ビアの上部部分を閉鎖することを含む、請求項18に記載の方法。
- 前記ポリマは樹脂で被膜された銅を備える、請求項18に記載の方法。
- 誘電体層を堆積することをさらに備える、請求項18に記載の方法。
- 前記誘電体層は対応する積層誘電体層を備える、請求項25に記載の方法。
- 前記誘電体層の堆積は、前記誘電体層をスピンコーティングすること、前記誘電体層にスプレーすること、前記インターポーザを前記誘電体層に浸漬すること、または前記誘電体層を真空メッキすることを備える、請求項25に記載の方法。
- 前記インターポーザおよび積層層の少なくとも一部分の除去は、レーザまたは機械穿孔を用いることを備える、請求項18に記載の方法。
- 前記レーザは二酸化炭素レーザ、紫外線レーザまたはエキシマレーザである、請求項28に記載の方法。
- 前記金属化層の一部分を選択的に除去して金属化パッケージ貫通ビアを形成することは、少なくとも1つの連結装置を形成することをさらに備える、請求項18に記載の方法。
- インターポーザの少なくとも一部分を除去してくぼみを形成し、
前記くぼみを誘電体で充填し、
前記誘電体の少なくとも一部分を除去して少なくとも1つの高密度貫通ビアを形成し、
金属化シード層を前記積層層の少なくとも一部分に適用すること、
を備える方法であって、
前記金属化シード層は、少なくとも1つの貫通ビアの少なくとも一部分も充填し、
前記金属化層の一部分を選択的に除去して金属化パッケージ貫通ビアを形成すること、
を備える方法。 - ポリマをインターポーザの上面および底面の少なくとも一部分に積層して誘電体層を形成し、
前記インターポーザおよび積層層の少なくとも一部分を除去してビアを形成し、
バッファ層を前記インターポーザの少なくとも一部分および前記ビアの少なくとも1つの側壁に適用し、
金属化シード層を前記積層層の少なくとも一部分および前記ビアの少なくとも1つの側壁に適用し、
前記ビアの少なくとも一部分を金属導体で充填して金属化層を形成し、
前記金属化層の一部分を選択的に除去してパッケージ貫通ビアを形成すること、
を備える方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30995210P | 2010-03-03 | 2010-03-03 | |
US61/309,952 | 2010-03-03 | ||
PCT/US2011/027071 WO2011109648A1 (en) | 2010-03-03 | 2011-03-03 | Through-package-via (tpv) structures on inorganic interposer and methods for fabricating same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016043983A Division JP2016154240A (ja) | 2010-03-03 | 2016-03-08 | マイクロ電子パッケージ、及び半導体パッケージ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013521663A true JP2013521663A (ja) | 2013-06-10 |
JP5904556B2 JP5904556B2 (ja) | 2016-04-13 |
Family
ID=44542585
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012556246A Active JP5904556B2 (ja) | 2010-03-03 | 2011-03-03 | 無機インターポーザ上のパッケージ貫通ビア(tpv)構造およびその製造方法 |
JP2016043983A Pending JP2016154240A (ja) | 2010-03-03 | 2016-03-08 | マイクロ電子パッケージ、及び半導体パッケージ回路 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016043983A Pending JP2016154240A (ja) | 2010-03-03 | 2016-03-08 | マイクロ電子パッケージ、及び半導体パッケージ回路 |
Country Status (6)
Country | Link |
---|---|
US (2) | US9275934B2 (ja) |
EP (1) | EP2543065A4 (ja) |
JP (2) | JP5904556B2 (ja) |
KR (1) | KR101825149B1 (ja) |
CN (1) | CN102947931A (ja) |
WO (1) | WO2011109648A1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015151512A1 (ja) * | 2014-03-31 | 2015-10-08 | 凸版印刷株式会社 | インターポーザ、半導体装置、インターポーザの製造方法、半導体装置の製造方法 |
JP2015198093A (ja) * | 2014-03-31 | 2015-11-09 | 凸版印刷株式会社 | インターポーザー、半導体装置、インターポーザーの製造方法、半導体装置の製造方法 |
JP2016046361A (ja) * | 2014-08-22 | 2016-04-04 | 凸版印刷株式会社 | ガラスインターポーザ |
WO2016075863A1 (ja) * | 2014-11-14 | 2016-05-19 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法、半導体装置の製造方法 |
WO2016114133A1 (ja) * | 2015-01-15 | 2016-07-21 | 凸版印刷株式会社 | インターポーザ、半導体装置、およびそれらの製造方法 |
WO2016199399A1 (ja) * | 2015-06-12 | 2016-12-15 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法および半導体装置の製造方法 |
JP2017005081A (ja) * | 2015-06-09 | 2017-01-05 | 凸版印刷株式会社 | インターポーザ、半導体装置、およびそれらの製造方法 |
JP2019054290A (ja) * | 2018-12-25 | 2019-04-04 | 凸版印刷株式会社 | インターポーザー、半導体装置、インターポーザーの製造方法、半導体装置の製造方法 |
WO2019225695A1 (ja) * | 2018-05-25 | 2019-11-28 | 凸版印刷株式会社 | ガラス回路基板およびその製造方法 |
Families Citing this family (104)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8803269B2 (en) | 2011-05-05 | 2014-08-12 | Cisco Technology, Inc. | Wafer scale packaging platform for transceivers |
US20130075268A1 (en) * | 2011-09-28 | 2013-03-28 | Micron Technology, Inc. | Methods of Forming Through-Substrate Vias |
US9184064B1 (en) | 2011-11-01 | 2015-11-10 | Triton Microtechnologies | System and method for metallization and reinforcement of glass substrates |
US9236274B1 (en) | 2011-11-01 | 2016-01-12 | Triton Microtechnologies | Filling materials and methods of filling through holes for improved adhesion and hermeticity in glass substrates and other electronic components |
US9184135B1 (en) | 2011-11-01 | 2015-11-10 | Trinton Microtechnologies | System and method for metallization and reinforcement of glass substrates |
US9337060B1 (en) | 2011-11-01 | 2016-05-10 | Triton Microtechnologies | Filling materials and methods of filling through holes for improved adhesion and hermeticity in glass substrates and other electronic components |
US9374892B1 (en) | 2011-11-01 | 2016-06-21 | Triton Microtechnologies | Filling materials and methods of filling through holes for improved adhesion and hermeticity in glass substrates and other electronic components |
US9741645B2 (en) * | 2011-12-21 | 2017-08-22 | Intel Corporation | Dense interconnect with solder cap (DISC) formation with laser ablation and resulting semiconductor structures and packages |
US9082764B2 (en) | 2012-03-05 | 2015-07-14 | Corning Incorporated | Three-dimensional integrated circuit which incorporates a glass interposer and method for fabricating the same |
US20130242493A1 (en) * | 2012-03-13 | 2013-09-19 | Qualcomm Mems Technologies, Inc. | Low cost interposer fabricated with additive processes |
US10115671B2 (en) * | 2012-08-03 | 2018-10-30 | Snaptrack, Inc. | Incorporation of passives and fine pitch through via for package on package |
TWI532100B (zh) * | 2012-08-22 | 2016-05-01 | 國家中山科學研究院 | 三維半導體電路結構及其製法 |
JP6056386B2 (ja) * | 2012-11-02 | 2017-01-11 | 凸版印刷株式会社 | 貫通電極付き配線基板及びその製造方法 |
WO2014085660A1 (en) | 2012-11-29 | 2014-06-05 | Corning Incorporated | Sacrificial cover layers for laser drilling substrates and methods thereof |
US20140151095A1 (en) * | 2012-12-05 | 2014-06-05 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method for manufacturing the same |
US9627338B2 (en) * | 2013-03-06 | 2017-04-18 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming ultra high density embedded semiconductor die package |
US9012912B2 (en) * | 2013-03-13 | 2015-04-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafers, panels, semiconductor devices, and glass treatment methods |
US9041205B2 (en) * | 2013-06-28 | 2015-05-26 | Intel Corporation | Reliable microstrip routing for electronics components |
TWI635585B (zh) * | 2013-07-10 | 2018-09-11 | 矽品精密工業股份有限公司 | 半導體封裝件及其製法 |
US20150069618A1 (en) * | 2013-09-11 | 2015-03-12 | Innovative Micro Technology | Method for forming through wafer vias |
US9263370B2 (en) * | 2013-09-27 | 2016-02-16 | Qualcomm Mems Technologies, Inc. | Semiconductor device with via bar |
US9583417B2 (en) * | 2014-03-12 | 2017-02-28 | Invensas Corporation | Via structure for signal equalization |
KR101940981B1 (ko) | 2014-05-05 | 2019-01-23 | 3디 글래스 솔루션즈 인코포레이티드 | 2d 및 3d 인덕터 안테나 및 변압기 제작 광 활성 기판 |
US9335494B2 (en) | 2014-05-15 | 2016-05-10 | Tyco Electronics Corporation | Optoelectronics structures |
WO2015183915A1 (en) * | 2014-05-27 | 2015-12-03 | The University Of Florida Research Foundation, Inc. | Glass interposer integrated high quality electronic components and systems |
JP2015228455A (ja) * | 2014-06-02 | 2015-12-17 | 株式会社東芝 | 半導体装置及びその製造方法 |
TWI585918B (zh) * | 2014-07-18 | 2017-06-01 | 矽品精密工業股份有限公司 | 中介板及其製法 |
JP2016029681A (ja) * | 2014-07-25 | 2016-03-03 | イビデン株式会社 | 多層配線板及びその製造方法 |
US20230005834A1 (en) * | 2014-08-18 | 2023-01-05 | Samtec, Inc. | Electrically conductive vias and methods for producing same |
KR101650938B1 (ko) * | 2014-09-25 | 2016-08-24 | 코닝정밀소재 주식회사 | 집적회로 패키지용 기판 |
JP6473595B2 (ja) | 2014-10-10 | 2019-02-20 | イビデン株式会社 | 多層配線板及びその製造方法 |
US9433101B2 (en) | 2014-10-16 | 2016-08-30 | International Business Machines Corporation | Substrate via filling |
US20160111380A1 (en) * | 2014-10-21 | 2016-04-21 | Georgia Tech Research Corporation | New structure of microelectronic packages with edge protection by coating |
KR102311088B1 (ko) * | 2014-12-11 | 2021-10-12 | 엘지이노텍 주식회사 | 복층 인터포저를 포함한 전자 모듈 |
US9443799B2 (en) * | 2014-12-16 | 2016-09-13 | International Business Machines Corporation | Interposer with lattice construction and embedded conductive metal structures |
US10424541B2 (en) | 2014-12-16 | 2019-09-24 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier and method for manufacturing the same |
US9368442B1 (en) | 2014-12-28 | 2016-06-14 | Unimicron Technology Corp. | Method for manufacturing an interposer, interposer and chip package structure |
KR101795480B1 (ko) * | 2015-04-06 | 2017-11-10 | 코닝정밀소재 주식회사 | 집적회로 패키지용 기판 |
CN104851892A (zh) * | 2015-05-12 | 2015-08-19 | 深圳市华星光电技术有限公司 | 窄边框柔性显示装置及其制作方法 |
KR101679736B1 (ko) * | 2015-05-14 | 2016-11-25 | 한양대학교 산학협력단 | 센서 패키징 및 그 제조 방법 |
JP6160656B2 (ja) * | 2015-06-18 | 2017-07-12 | ウシオ電機株式会社 | 配線基板の製造方法、配線基板及び配線基板製造装置 |
CN115939112A (zh) * | 2015-08-31 | 2023-04-07 | 太浩研究有限公司 | 用于多芯片封装的无机中介件 |
US20170061046A1 (en) * | 2015-09-01 | 2017-03-02 | Kabushiki Kaisha Toshiba | Simulation device of semiconductor device and simulation method of semiconductor device |
US10212496B2 (en) | 2015-10-28 | 2019-02-19 | Ciena Corporation | High port count switching module, apparatus, and method |
DE102015121044B4 (de) | 2015-12-03 | 2020-02-06 | Infineon Technologies Ag | Anschlussblock mit zwei Arten von Durchkontaktierungen und elektronische Vorrichtung, einen Anschlussblock umfassend |
KR102144780B1 (ko) * | 2016-01-31 | 2020-08-14 | 3디 글래스 솔루션즈 인코포레이티드 | 통합 디바이스를 갖는 다층 광 정의형 유리 |
WO2017147511A1 (en) | 2016-02-25 | 2017-08-31 | 3D Glass Solutions, Inc. | 3d capacitor and capacitor array fabricating photoactive substrates |
WO2017177171A1 (en) | 2016-04-08 | 2017-10-12 | 3D Glass Solutions, Inc. | Methods of fabricating photosensitive substrates suitable for optical coupler |
US10410883B2 (en) | 2016-06-01 | 2019-09-10 | Corning Incorporated | Articles and methods of forming vias in substrates |
US10134657B2 (en) | 2016-06-29 | 2018-11-20 | Corning Incorporated | Inorganic wafer having through-holes attached to semiconductor wafer |
US10794679B2 (en) | 2016-06-29 | 2020-10-06 | Corning Incorporated | Method and system for measuring geometric parameters of through holes |
KR101887993B1 (ko) * | 2016-07-27 | 2018-08-13 | 주식회사 엘지화학 | 광경화 수지 조성물 및 이의 용도 |
WO2018094177A1 (en) | 2016-11-18 | 2018-05-24 | Samtec Inc. | Filling materials and methods of filling through holes of a substrate |
EP3616254B1 (en) | 2017-04-28 | 2023-06-14 | 3D Glass Solutions, Inc. | Rf circulator |
US10580725B2 (en) | 2017-05-25 | 2020-03-03 | Corning Incorporated | Articles having vias with geometry attributes and methods for fabricating the same |
US11078112B2 (en) | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
KR101980871B1 (ko) * | 2017-06-30 | 2019-05-23 | 한국과학기술원 | 관통형 tgv 금속 배선 형성 방법 |
CA3067812C (en) | 2017-07-07 | 2023-03-14 | 3D Glass Solutions, Inc. | 2d and 3d rf lumped element devices for rf system in a package photoactive glass substrates |
JP2019106429A (ja) * | 2017-12-11 | 2019-06-27 | 凸版印刷株式会社 | ガラス配線基板、その製造方法及び半導体装置 |
US10854946B2 (en) | 2017-12-15 | 2020-12-01 | 3D Glass Solutions, Inc. | Coupled transmission line resonate RF filter |
CA3082624C (en) | 2018-01-04 | 2022-12-06 | 3D Glass Solutions, Inc. | Impedance matching conductive structure for high efficiency rf circuits |
US11554984B2 (en) | 2018-02-22 | 2023-01-17 | Corning Incorporated | Alkali-free borosilicate glasses with low post-HF etch roughness |
US11152294B2 (en) | 2018-04-09 | 2021-10-19 | Corning Incorporated | Hermetic metallized via with improved reliability |
EP3643148A4 (en) | 2018-04-10 | 2021-03-31 | 3D Glass Solutions, Inc. | RF INTEGRATED POWER STATE CAPACITOR |
WO2019231947A1 (en) | 2018-05-29 | 2019-12-05 | 3D Glass Solutions, Inc. | Low insertion loss rf transmission line |
JP7279306B2 (ja) * | 2018-06-28 | 2023-05-23 | 凸版印刷株式会社 | 配線基板 |
AU2019344542B2 (en) | 2018-09-17 | 2022-02-24 | 3D Glass Solutions, Inc. | High efficiency compact slotted antenna with a ground plane |
US11498096B2 (en) * | 2018-11-06 | 2022-11-15 | Siemens Medical Solutions Usa, Inc. | Chip-on-array with interposer for a multidimensional transducer array |
US11270955B2 (en) * | 2018-11-30 | 2022-03-08 | Texas Instruments Incorporated | Package substrate with CTE matching barrier ring around microvias |
JP7257707B2 (ja) | 2018-12-28 | 2023-04-14 | スリーディー グラス ソリューションズ,インク | 環状コンデンサrf、マイクロ波及びmm波システム |
KR102393450B1 (ko) | 2018-12-28 | 2022-05-04 | 3디 글래스 솔루션즈 인코포레이티드 | 광활성 유리 기판들에서 rf, 마이크로파, 및 mm 파 시스템들을 위한 이종 통합 |
US11342256B2 (en) | 2019-01-24 | 2022-05-24 | Applied Materials, Inc. | Method of fine redistribution interconnect formation for advanced packaging applications |
CN111508926B (zh) | 2019-01-31 | 2022-08-30 | 奥特斯(中国)有限公司 | 一种部件承载件以及制造部件承载件的方法 |
CN113474311B (zh) | 2019-02-21 | 2023-12-29 | 康宁股份有限公司 | 具有铜金属化贯穿孔的玻璃或玻璃陶瓷制品及其制造过程 |
CN109860143B (zh) * | 2019-02-27 | 2022-01-14 | 京东方科技集团股份有限公司 | 阵列基板、显示装置及制备方法、拼接显示装置 |
EP4057324A1 (en) * | 2019-03-07 | 2022-09-14 | Absolics Inc. | Packaging substrate and semiconductor apparatus comprising same |
WO2020185021A1 (ko) | 2019-03-12 | 2020-09-17 | 에스케이씨 주식회사 | 패키징 기판 및 이를 포함하는 반도체 장치 |
EP3916771A4 (en) | 2019-03-12 | 2023-01-11 | Absolics Inc. | PACKAGING SUBSTRATE AND EQUIPPED SEMICONDUCTOR DEVICE COMPRISING SUBSTRATE |
JP7087205B2 (ja) | 2019-03-29 | 2022-06-20 | アブソリックス インコーポレイテッド | 半導体用パッケージングガラス基板、半導体用パッケージング基板及び半導体装置 |
WO2020204493A1 (ko) * | 2019-04-01 | 2020-10-08 | 주식회사 아모센스 | 인터포저 및 그 제조방법 |
KR102386969B1 (ko) * | 2019-04-01 | 2022-04-18 | 주식회사 아모센스 | 다층구조의 인터포저 및 그 제조방법 |
KR102387826B1 (ko) * | 2019-04-01 | 2022-04-18 | 주식회사 아모센스 | 인터포저 및 그 제조방법 |
JP7140435B2 (ja) | 2019-04-05 | 2022-09-21 | スリーディー グラス ソリューションズ,インク | ガラスベースの空基板集積導波路デバイス |
WO2020214788A1 (en) | 2019-04-18 | 2020-10-22 | 3D Glass Solutions, Inc. | High efficiency die dicing and release |
WO2020227033A1 (en) * | 2019-05-07 | 2020-11-12 | Rambus Inc. | Crosstalk cancelation structures in semiconductor packages |
IT201900006740A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di strutturazione di substrati |
IT201900006736A1 (it) | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di fabbricazione di package |
US11705389B2 (en) * | 2019-06-11 | 2023-07-18 | Intel Corporation | Vias for package substrates |
US11931855B2 (en) | 2019-06-17 | 2024-03-19 | Applied Materials, Inc. | Planarization methods for packaging substrates |
KR20220089715A (ko) | 2019-08-23 | 2022-06-28 | 앱솔릭스 인코포레이티드 | 패키징 기판 및 이를 포함하는 반도체 장치 |
US11862546B2 (en) | 2019-11-27 | 2024-01-02 | Applied Materials, Inc. | Package core assembly and fabrication methods |
US11257790B2 (en) | 2020-03-10 | 2022-02-22 | Applied Materials, Inc. | High connectivity device stacking |
US11454884B2 (en) | 2020-04-15 | 2022-09-27 | Applied Materials, Inc. | Fluoropolymer stamp fabrication method |
CA3177603C (en) | 2020-04-17 | 2024-01-09 | 3D Glass Solutions, Inc. | Broadband induction |
US11400545B2 (en) | 2020-05-11 | 2022-08-02 | Applied Materials, Inc. | Laser ablation for package fabrication |
CN111816608B (zh) * | 2020-07-09 | 2023-05-09 | 电子科技大学 | 玻璃盲孔加工方法 |
US11232951B1 (en) | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
US11676832B2 (en) | 2020-07-24 | 2023-06-13 | Applied Materials, Inc. | Laser ablation system for package fabrication |
US20220093517A1 (en) * | 2020-09-18 | 2022-03-24 | Intel Corporation | Direct bonding in microelectronic assemblies |
US11521937B2 (en) | 2020-11-16 | 2022-12-06 | Applied Materials, Inc. | Package structures with built-in EMI shielding |
US11404318B2 (en) | 2020-11-20 | 2022-08-02 | Applied Materials, Inc. | Methods of forming through-silicon vias in substrates for advanced packaging |
US11705365B2 (en) | 2021-05-18 | 2023-07-18 | Applied Materials, Inc. | Methods of micro-via formation for advanced packaging |
US20230086356A1 (en) * | 2021-09-21 | 2023-03-23 | Intel Corporation | Glass core substrate including buildups with different numbers of layers |
CN116092949B (zh) * | 2023-04-10 | 2023-06-09 | 北京华封集芯电子有限公司 | 一种制作中介层的方法、中介层及芯片封装 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002359446A (ja) * | 2001-05-31 | 2002-12-13 | Hitachi Ltd | 配線基板およびその製造方法 |
US20050121768A1 (en) * | 2003-12-05 | 2005-06-09 | International Business Machines Corporation | Silicon chip carrier with conductive through-vias and method for fabricating same |
JP2005310934A (ja) * | 2004-04-20 | 2005-11-04 | Dainippon Printing Co Ltd | 多層配線基板およびその製造方法 |
JP2007059452A (ja) * | 2005-08-22 | 2007-03-08 | Shinko Electric Ind Co Ltd | インターポーザ及びその製造方法ならびに電子装置 |
JP2010010592A (ja) * | 2008-06-30 | 2010-01-14 | Sanyo Electric Co Ltd | 素子搭載用基板、半導体モジュール、携帯機器ならびに素子搭載用基板の製造方法 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2746813B2 (ja) | 1993-03-23 | 1998-05-06 | 京セラ株式会社 | 半導体素子収納用パッケージ |
JP2591499B2 (ja) | 1994-10-21 | 1997-03-19 | 日本電気株式会社 | 半導体装置 |
CN1199536C (zh) * | 1999-10-26 | 2005-04-27 | 伊比登株式会社 | 多层印刷配线板及多层印刷配线板的制造方法 |
US6399892B1 (en) * | 2000-09-19 | 2002-06-04 | International Business Machines Corporation | CTE compensated chip interposer |
US6663946B2 (en) * | 2001-02-28 | 2003-12-16 | Kyocera Corporation | Multi-layer wiring substrate |
KR20040060919A (ko) * | 2001-08-24 | 2004-07-06 | 엠씨엔씨 리서치 앤드 디벨럽먼트 인스티튜트 | 관통 바이어형 수직 상호접속부, 관통 바이어형 히트 싱크및 관련 제작 방법 |
JP2003289073A (ja) * | 2002-01-22 | 2003-10-10 | Canon Inc | 半導体装置および半導体装置の製造方法 |
JP2004179545A (ja) | 2002-11-28 | 2004-06-24 | Kyocera Corp | 配線基板 |
JP2005136042A (ja) | 2003-10-29 | 2005-05-26 | Kyocera Corp | 配線基板及び電気装置並びにその製造方法 |
JP4776247B2 (ja) * | 2005-02-09 | 2011-09-21 | 富士通株式会社 | 配線基板及びその製造方法 |
TWI405608B (zh) * | 2005-03-25 | 2013-08-21 | Mitsubishi Rayon Co | 表面處理方法以及被表面處理的物品 |
US7402515B2 (en) * | 2005-06-28 | 2008-07-22 | Intel Corporation | Method of forming through-silicon vias with stress buffer collars and resulting devices |
KR20070047114A (ko) * | 2005-11-01 | 2007-05-04 | 주식회사 엘지화학 | 플렉서블 기판을 구비한 소자의 제조방법 및 이에 의해제조된 플렉서블 기판을 구비한 소자 |
US7863189B2 (en) | 2007-01-05 | 2011-01-04 | International Business Machines Corporation | Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density |
US7902638B2 (en) | 2007-05-04 | 2011-03-08 | Stats Chippac, Ltd. | Semiconductor die with through-hole via on saw streets and through-hole via in active area of die |
JP5125470B2 (ja) * | 2007-12-13 | 2013-01-23 | 富士通株式会社 | 配線基板及びその製造方法 |
JP5217639B2 (ja) * | 2008-05-30 | 2013-06-19 | 富士通株式会社 | コア基板およびプリント配線板 |
US8168470B2 (en) * | 2008-12-08 | 2012-05-01 | Stats Chippac, Ltd. | Semiconductor device and method of forming vertical interconnect structure in substrate for IPD and baseband circuit separated by high-resistivity molding compound |
US8207453B2 (en) * | 2009-12-17 | 2012-06-26 | Intel Corporation | Glass core substrate for integrated circuit devices and methods of making the same |
US20110217657A1 (en) * | 2010-02-10 | 2011-09-08 | Life Bioscience, Inc. | Methods to fabricate a photoactive substrate suitable for microfabrication |
US8227839B2 (en) * | 2010-03-17 | 2012-07-24 | Texas Instruments Incorporated | Integrated circuit having TSVS including hillock suppression |
US20120261805A1 (en) * | 2011-04-14 | 2012-10-18 | Georgia Tech Research Corporation | Through package via structures in panel-based silicon substrates and methods of making the same |
US20140035935A1 (en) * | 2012-08-03 | 2014-02-06 | Qualcomm Mems Technologies, Inc. | Passives via bar |
-
2011
- 2011-03-03 JP JP2012556246A patent/JP5904556B2/ja active Active
- 2011-03-03 KR KR1020127025823A patent/KR101825149B1/ko active IP Right Grant
- 2011-03-03 US US13/582,453 patent/US9275934B2/en active Active
- 2011-03-03 CN CN2011800221526A patent/CN102947931A/zh active Pending
- 2011-03-03 WO PCT/US2011/027071 patent/WO2011109648A1/en active Application Filing
- 2011-03-03 EP EP11751376.2A patent/EP2543065A4/en not_active Withdrawn
-
2016
- 2016-01-25 US US15/005,275 patent/US10672718B2/en active Active
- 2016-03-08 JP JP2016043983A patent/JP2016154240A/ja active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002359446A (ja) * | 2001-05-31 | 2002-12-13 | Hitachi Ltd | 配線基板およびその製造方法 |
US20050121768A1 (en) * | 2003-12-05 | 2005-06-09 | International Business Machines Corporation | Silicon chip carrier with conductive through-vias and method for fabricating same |
JP2005310934A (ja) * | 2004-04-20 | 2005-11-04 | Dainippon Printing Co Ltd | 多層配線基板およびその製造方法 |
JP2007059452A (ja) * | 2005-08-22 | 2007-03-08 | Shinko Electric Ind Co Ltd | インターポーザ及びその製造方法ならびに電子装置 |
JP2010010592A (ja) * | 2008-06-30 | 2010-01-14 | Sanyo Electric Co Ltd | 素子搭載用基板、半導体モジュール、携帯機器ならびに素子搭載用基板の製造方法 |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015151512A1 (ja) * | 2014-03-31 | 2015-10-08 | 凸版印刷株式会社 | インターポーザ、半導体装置、インターポーザの製造方法、半導体装置の製造方法 |
JP2015198093A (ja) * | 2014-03-31 | 2015-11-09 | 凸版印刷株式会社 | インターポーザー、半導体装置、インターポーザーの製造方法、半導体装置の製造方法 |
TWI670803B (zh) * | 2014-03-31 | 2019-09-01 | 日商凸版印刷股份有限公司 | 中介層、半導體裝置、中介層的製造方法及半導體裝置的製造方法 |
US10056322B2 (en) | 2014-03-31 | 2018-08-21 | Toppan Printing Co., Ltd. | Interposers, semiconductor devices, method for manufacturing interposers, and method for manufacturing semiconductor devices |
JP2016046361A (ja) * | 2014-08-22 | 2016-04-04 | 凸版印刷株式会社 | ガラスインターポーザ |
WO2016075863A1 (ja) * | 2014-11-14 | 2016-05-19 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法、半導体装置の製造方法 |
JP2016096262A (ja) * | 2014-11-14 | 2016-05-26 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法、半導体装置の製造方法 |
WO2016114133A1 (ja) * | 2015-01-15 | 2016-07-21 | 凸版印刷株式会社 | インターポーザ、半導体装置、およびそれらの製造方法 |
JP2017005081A (ja) * | 2015-06-09 | 2017-01-05 | 凸版印刷株式会社 | インターポーザ、半導体装置、およびそれらの製造方法 |
JP2017005174A (ja) * | 2015-06-12 | 2017-01-05 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法および半導体装置の製造方法 |
WO2016199399A1 (ja) * | 2015-06-12 | 2016-12-15 | 凸版印刷株式会社 | 配線回路基板、半導体装置、配線回路基板の製造方法および半導体装置の製造方法 |
US10790209B2 (en) | 2015-06-12 | 2020-09-29 | Toppan Printing Co., Ltd. | Wiring circuit substrate, semiconductor device, method of producing the wiring circuit substrate, and method of producing the semiconductor device |
WO2019225695A1 (ja) * | 2018-05-25 | 2019-11-28 | 凸版印刷株式会社 | ガラス回路基板およびその製造方法 |
JP2019204921A (ja) * | 2018-05-25 | 2019-11-28 | 凸版印刷株式会社 | ガラス回路基板およびその製造方法 |
US11516911B2 (en) | 2018-05-25 | 2022-11-29 | Toppan Printing Co., Ltd. | Glass circuit board and stress relief layer |
JP2019054290A (ja) * | 2018-12-25 | 2019-04-04 | 凸版印刷株式会社 | インターポーザー、半導体装置、インターポーザーの製造方法、半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
EP2543065A4 (en) | 2018-01-24 |
US10672718B2 (en) | 2020-06-02 |
US20130119555A1 (en) | 2013-05-16 |
EP2543065A1 (en) | 2013-01-09 |
US20160141257A1 (en) | 2016-05-19 |
KR20130038825A (ko) | 2013-04-18 |
CN102947931A (zh) | 2013-02-27 |
JP2016154240A (ja) | 2016-08-25 |
WO2011109648A1 (en) | 2011-09-09 |
KR101825149B1 (ko) | 2018-02-02 |
US9275934B2 (en) | 2016-03-01 |
JP5904556B2 (ja) | 2016-04-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5904556B2 (ja) | 無機インターポーザ上のパッケージ貫通ビア(tpv)構造およびその製造方法 | |
Sukumaran et al. | Through-package-via formation and metallization of glass interposers | |
US9167694B2 (en) | Ultra-thin interposer assemblies with through vias | |
Sukumaran et al. | Design, fabrication, and characterization of ultrathin 3-D glass interposers with through-package-vias at same pitch as TSVs in silicon | |
TWI819252B (zh) | 半導體核心組件 | |
JP6067679B2 (ja) | 多孔質基板内のビア | |
WO2023122732A1 (en) | Direct bonding on package substrates | |
CN112534574A (zh) | Tsv之上的大金属焊盘 | |
JP6747063B2 (ja) | ガラス回路基板 | |
US20120261805A1 (en) | Through package via structures in panel-based silicon substrates and methods of making the same | |
CN103178044B (zh) | 具有一体化金属芯的多层电子支撑结构 | |
JP2013537365A (ja) | ポリマー充填剤溝を有する半導体チップデバイス | |
JP2010171377A (ja) | 貫通電極基板及びその製造方法 | |
CN104269384A (zh) | 嵌入式芯片 | |
US20130249047A1 (en) | Through silicon via structure and method for fabricating the same | |
KR20010088866A (ko) | 고밀도 내부연결 인쇄 배선기판의 응력 완화 방법에 따른퇴적된 박막 축적 층의 디멘션화를 위한 배선기판 형성방법 및 그 배선기판 | |
CN111799188A (zh) | 一种利用tsv和tgv的减薄晶圆封装工艺 | |
KR101243304B1 (ko) | 인터포저 및 그의 제조 방법 | |
US8841209B2 (en) | Method for forming coreless flip chip ball grid array (FCBGA) substrates and such substrates formed by the method | |
KR101115526B1 (ko) | 관통 실리콘 비아 제조 방법 | |
CN104270885A (zh) | 具有聚合物基质的插件框架及其制造方法 | |
JP6950795B2 (ja) | ガラス回路基板 | |
TW202326962A (zh) | 與玻璃核心基板耦接的多個晶粒 | |
JP2022110019A (ja) | 配線基板、および配線基板を有する半導体装置 | |
CN117334658A (zh) | 半导体封装 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140210 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20141216 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20141226 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150325 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150427 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150525 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150626 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160209 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160309 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5904556 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |