KR940001427A - 박막 반도체 장치와 그 제작방법 - Google Patents

박막 반도체 장치와 그 제작방법 Download PDF

Info

Publication number
KR940001427A
KR940001427A KR1019930010407A KR930010407A KR940001427A KR 940001427 A KR940001427 A KR 940001427A KR 1019930010407 A KR1019930010407 A KR 1019930010407A KR 930010407 A KR930010407 A KR 930010407A KR 940001427 A KR940001427 A KR 940001427A
Authority
KR
South Korea
Prior art keywords
film
semiconductor
gate electrode
forming
active layer
Prior art date
Application number
KR1019930010407A
Other languages
English (en)
Other versions
KR960015528B1 (ko
Inventor
야스히코 다케무라
Original Assignee
야마자끼 순페이
가부시키가이샤 한도오따이 에네루기 겐큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 야마자끼 순페이, 가부시키가이샤 한도오따이 에네루기 겐큐쇼 filed Critical 야마자끼 순페이
Publication of KR940001427A publication Critical patent/KR940001427A/ko
Application granted granted Critical
Publication of KR960015528B1 publication Critical patent/KR960015528B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Dram (AREA)

Abstract

본 발명의 목적은 리크전류가 적은 박막형 절연게이트형 반도체장치를 제공하는 것이다. 박막형 절연게이트형 반도체장치의 황성층과 기판과의 사이에 이면게이트 전극을 설치하고, 그 이면게이트 전극을 일정한 전위로 유지하거나, 흑은 박막형 절연게이트형 반도체장치의 소스 혹은 드레인의 어느 하나 한쪽의 전위와 동일하게 하여 사용되도록 구성하는 것을 특징으로 한다.

Description

박막 반도체 장치와 그 제작방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명 박막 트랜지스터(TFT)의 구성 개념도,
제3도는 본 발명 TFT의 동작도.

Claims (6)

  1. 박막형의 활성층을 갖는 전계효과형 장치에 있어서, 활성층상에 게이트 전극이 설치되고, 또한, 활성층과 기판의 사이에는 정적인 전위에 접속된 이면게이트 전극이 설치된 것을 특징으로 하는 박막형 반도체장치.
  2. 박막형의 활성층을 갖는 전계효과형 장치에 있어서. 활성층상에 게이트 전극이 설치되고. 또한. 활성층과 기판의 사이에는 이면게이트 전극이 설치되며, 그 이면게이트 전극은, 상기 장치의 소스 혹은 드레인의 어느 하나 한쪽에만 전기적으로 접속된 것을 특징으로 하는 박막형 반도체장치.
  3. 절연성의 표면을 갖는 기상에 이면게이트 전극이 설치되고, 그 이면게이트 전극을 덮고, N형과 P형의 불순물영역을 갖는 반도체층이 설치되며, 더욱이 상기 반도체층상에는. 2개의 게이트 전극이 설치되어 상기 게이트 전극의 한쪽은, 이면게이트 전극상에는 없는 것을 특징으로 하는 박막형 반도체장치.
  4. 제3항에 있어서, p채널형 트랜지스터의 게이트 전극은 상기 이면전극상에는 없는 것을 특징으로 하는 박막형 반도체장치.
  5. 절연성의 표면을 갖는 기판상에, 제1의 도전형을 갖는 제1의 반도체피막을 선택적으로 형성하는 공정과, 상기 제1의 반도체피막상에 제1의 절연피막을 형성하는 공정과, 상기 제1의 절연피막을 덮고, 제2의 반도체피막을 형성하는 공정과, 상기 제2의 반도체피막상에 제2의 절연피막을 형성하는 공정과, 상기 제2의 절연피막상에 적어도 2개의 게이트 전극부를 형성하는 공정과. 제1의 도전형을 나타내기 위한, 불순물을 제2의 반도체피막에 상기 게이트 전극부에 대하여 자기 정합적으로 확산시키는 공정과, 상기 공정후, 아래에 제1의 반도체 피막이없는 부분에 형성된 제2의 반도체영역에 상기 게이트 전극부의 적어도 하나의 게이트 전극부에 대하여 자기정합적으로, 제1의 도전형과 역의 도전형을 나타내기 위한, 불순물을 확산시키는 공정을 갖는 것을 특징으로 하는 박막형 반도체장치의 제작방법.
  6. 절연성의 표면을 갖는 기판상에, 반도체 혹은 금속으로 이루어진 제1의 도전성 피막을 형성하는 공정과, 상기 제1의 도전성 피막상에 제1의 절연피막을 형성하는 공정과. 상기 제1의 절연피막상에 에칭 마스크재를 형성하는 공정과, 상기 에칭 마스크재에 구멍을 형성하는 공정과 상기 에칭 마스크재를 마스크로 하여 등방성 에칭을 행하고, 제2의 절연피막에 콘택트흘을 형성하는 공정과, 상기 에칭 마스크재를 마스크로 하여 이방성 에칭을 행하며, 제1의 반도체피막에 구멍을 형성하는 공정과, 상기 에칭 마스크재를 마스크로 하여 등방성 혹은 이방성 에칭을 행하고, 제1의 절연피막에 구멍을 형성하는 공정과, 금속 추은 반도체로 이루어진 제2의 도전성 피막을 선택적으로 형성하고, 제1의 도전성 피막 및 제1의 반도체 피막에 접속되는 전극을 형성하는 것을 특징으로 하는 박막형 반도체장치의 제작방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019930010407A 1992-06-09 1993-06-09 박막 반도체 장치 및 그 제작 방법 KR960015528B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP17488392A JP3254007B2 (ja) 1992-06-09 1992-06-09 薄膜状半導体装置およびその作製方法
JP92-174883 1992-06-09
JP92-150316 1992-06-10
JP92-150334 1992-06-10
JP92-150315 1992-06-10

Publications (2)

Publication Number Publication Date
KR940001427A true KR940001427A (ko) 1994-01-11
KR960015528B1 KR960015528B1 (ko) 1996-11-15

Family

ID=15986336

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930010407A KR960015528B1 (ko) 1992-06-09 1993-06-09 박막 반도체 장치 및 그 제작 방법

Country Status (5)

Country Link
US (4) US5917221A (ko)
JP (1) JP3254007B2 (ko)
KR (1) KR960015528B1 (ko)
CN (5) CN1052576C (ko)
TW (1) TW219410B (ko)

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3254007B2 (ja) * 1992-06-09 2002-02-04 株式会社半導体エネルギー研究所 薄膜状半導体装置およびその作製方法
JP3450376B2 (ja) * 1993-06-12 2003-09-22 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR100294026B1 (ko) 1993-06-24 2001-09-17 야마자끼 순페이 전기광학장치
JP3613594B2 (ja) * 1993-08-19 2005-01-26 株式会社ルネサステクノロジ 半導体素子およびこれを用いた半導体記憶装置
KR100291971B1 (ko) 1993-10-26 2001-10-24 야마자끼 순페이 기판처리장치및방법과박막반도체디바이스제조방법
US7081938B1 (en) 1993-12-03 2006-07-25 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
JP3377853B2 (ja) * 1994-03-23 2003-02-17 ティーディーケイ株式会社 薄膜トランジスタの作製方法
JPH07302912A (ja) 1994-04-29 1995-11-14 Semiconductor Energy Lab Co Ltd 半導体装置
JPH08264802A (ja) * 1995-03-28 1996-10-11 Semiconductor Energy Lab Co Ltd 半導体作製方法、薄膜トランジスタ作製方法および薄膜トランジスタ
JP3527034B2 (ja) * 1996-09-20 2004-05-17 株式会社半導体エネルギー研究所 半導体装置
JP3918248B2 (ja) * 1997-09-26 2007-05-23 ソニー株式会社 固体撮像素子およびその駆動方法
JP2001051292A (ja) 1998-06-12 2001-02-23 Semiconductor Energy Lab Co Ltd 半導体装置および半導体表示装置
US6297519B1 (en) * 1998-08-28 2001-10-02 Fujitsu Limited TFT substrate with low contact resistance and damage resistant terminals
JP2000111945A (ja) * 1998-10-01 2000-04-21 Sony Corp 電気光学装置、電気光学装置用の駆動基板、及びこれらの製造方法
JP4076648B2 (ja) 1998-12-18 2008-04-16 株式会社半導体エネルギー研究所 半導体装置
JP4008133B2 (ja) * 1998-12-25 2007-11-14 株式会社半導体エネルギー研究所 半導体装置
JP4202502B2 (ja) 1998-12-28 2008-12-24 株式会社半導体エネルギー研究所 半導体装置
US8158980B2 (en) 2001-04-19 2012-04-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor
JP3875455B2 (ja) * 1999-04-28 2007-01-31 株式会社東芝 半導体装置の製造方法
EP1049167A3 (en) 1999-04-30 2007-10-24 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR100333275B1 (ko) * 1999-05-20 2002-04-24 구본준, 론 위라하디락사 액정표시장치의 ｔｆｔ 및 그 제조방법
TW513753B (en) * 2000-03-27 2002-12-11 Semiconductor Energy Lab Semiconductor display device and manufacturing method thereof
TW504846B (en) * 2000-06-28 2002-10-01 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6509616B2 (en) 2000-09-29 2003-01-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and its manufacturing method
JP4731718B2 (ja) * 2001-04-27 2011-07-27 株式会社半導体エネルギー研究所 表示装置
US6952023B2 (en) * 2001-07-17 2005-10-04 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US6534822B1 (en) * 2001-07-17 2003-03-18 Advanced Micro Devices, Inc. Silicon on insulator field effect transistor with a double Schottky gate structure
US6639246B2 (en) 2001-07-27 2003-10-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP4275336B2 (ja) * 2001-11-16 2009-06-10 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP4084080B2 (ja) * 2002-05-10 2008-04-30 株式会社日立製作所 薄膜トランジスタ基板の製造方法
US7129744B2 (en) * 2003-10-23 2006-10-31 Viciciv Technology Programmable interconnect structures
US6992503B2 (en) 2002-07-08 2006-01-31 Viciciv Technology Programmable devices with convertibility to customizable devices
US20040004251A1 (en) * 2002-07-08 2004-01-08 Madurawe Raminda U. Insulated-gate field-effect thin film transistors
US7673273B2 (en) * 2002-07-08 2010-03-02 Tier Logic, Inc. MPGA products based on a prototype FPGA
US7112994B2 (en) 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US6855988B2 (en) * 2002-07-08 2005-02-15 Viciciv Technology Semiconductor switching devices
US8643162B2 (en) 2007-11-19 2014-02-04 Raminda Udaya Madurawe Pads and pin-outs in three dimensional integrated circuits
US7812458B2 (en) * 2007-11-19 2010-10-12 Tier Logic, Inc. Pad invariant FPGA and ASIC devices
US7307317B2 (en) * 2003-04-04 2007-12-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, CPU, image processing circuit and electronic device, and driving method of semiconductor device
JP2004319651A (ja) * 2003-04-14 2004-11-11 Seiko Epson Corp メモリの素子及びその製造方法
JP4603248B2 (ja) * 2003-06-19 2010-12-22 株式会社Ｋｅｎｚａｎ 半導体素子およびそれを備えた論理回路
US7030651B2 (en) 2003-12-04 2006-04-18 Viciciv Technology Programmable structured arrays
WO2005074030A1 (en) 2004-01-30 2005-08-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US20050182060A1 (en) * 2004-02-13 2005-08-18 Kelly Michael G. 2-Substituted and 4-substituted aryl nitrone compounds
US7407843B2 (en) * 2004-04-23 2008-08-05 Sharp Laboratories Of America, Inc. Four-transistor Schmitt trigger inverter
US20060068532A1 (en) * 2004-09-28 2006-03-30 Sharp Laboratories Of America, Inc. Dual-gate thin-film transistor
US7532187B2 (en) * 2004-09-28 2009-05-12 Sharp Laboratories Of America, Inc. Dual-gate transistor display
US20060166415A1 (en) * 2004-06-07 2006-07-27 Sharp Laboratories Of America, Inc. Two-transistor tri-state inverter
US7489164B2 (en) 2004-05-17 2009-02-10 Raminda Udaya Madurawe Multi-port memory devices
WO2005119781A1 (en) * 2004-06-02 2005-12-15 Semiconductor Energy Laboratory Co., Ltd. Laminating system
US7110281B1 (en) * 2004-06-08 2006-09-19 Xilinx, Inc. Memory cells utilizing metal-to-metal capacitors to reduce susceptibility to single event upsets
US7064574B1 (en) 2004-06-08 2006-06-20 Xilinx, Inc. PLD memory cells utilizing metal-to-metal capacitors to selectively reduce susceptibility to single event upsets
US7591863B2 (en) * 2004-07-16 2009-09-22 Semiconductor Energy Laboratory Co., Ltd. Laminating system, IC sheet, roll of IC sheet, and method for manufacturing IC chip
JP2006066573A (ja) 2004-08-26 2006-03-09 Seiko Epson Corp 半導体装置および半導体装置の製造方法
EP1812964A1 (en) * 2004-11-10 2007-08-01 Gil Asa Transistor structure and method of manufacturing thereof
US7709313B2 (en) * 2005-07-19 2010-05-04 International Business Machines Corporation High performance capacitors in planar back gates CMOS
US7411213B2 (en) * 2006-04-03 2008-08-12 Chunghwa Picture Tubes, Ltd. Pixel structure, thin film transistor array substrate and liquid crystal display panel
JP4748456B2 (ja) * 2006-09-26 2011-08-17 カシオ計算機株式会社 画素駆動回路及び画像表示装置
US7400015B1 (en) * 2007-01-15 2008-07-15 International Business Machines Corporation Semiconductor structure with field shield and method of forming the structure
US7898009B2 (en) * 2007-02-22 2011-03-01 American Semiconductor, Inc. Independently-double-gated transistor memory (IDGM)
JP5512931B2 (ja) * 2007-03-26 2014-06-04 株式会社半導体エネルギー研究所 半導体装置の作製方法
US8441018B2 (en) 2007-08-16 2013-05-14 The Trustees Of Columbia University In The City Of New York Direct bandgap substrates and methods of making and using
US7684232B1 (en) 2007-09-11 2010-03-23 Xilinx, Inc. Memory cell for storing a data bit value despite atomic radiation
US7635988B2 (en) * 2007-11-19 2009-12-22 Tier Logic, Inc. Multi-port thin-film memory devices
US20090128189A1 (en) * 2007-11-19 2009-05-21 Raminda Udaya Madurawe Three dimensional programmable devices
US7573294B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
US7602213B2 (en) * 2007-12-26 2009-10-13 Tier Logic, Inc. Using programmable latch to implement logic
US7795913B2 (en) * 2007-12-26 2010-09-14 Tier Logic Programmable latch based multiplier
KR101213707B1 (ko) * 2008-07-08 2012-12-18 엘지디스플레이 주식회사 폴리실리콘 박막트랜지스터 및 그 제조방법
US8230375B2 (en) 2008-09-14 2012-07-24 Raminda Udaya Madurawe Automated metal pattern generation for integrated circuits
DE102009045052B4 (de) * 2008-09-30 2013-04-04 Infineon Technologies Ag Bereitstellen einer Versorgungsspannung für eine Ansteuerschaltung eines Halbleiterschaltelements
CN102197490B (zh) 2008-10-24 2013-11-06 株式会社半导体能源研究所 半导体器件和用于制造该半导体器件的方法
CN102484471B (zh) * 2009-10-30 2015-04-01 株式会社半导体能源研究所 驱动器电路、包括该驱动器电路的显示设备和包括该显示设备的电子设备
WO2011065059A1 (ja) * 2009-11-27 2011-06-03 シャープ株式会社 薄膜トランジスタとその製造方法、半導体装置とその製造方法、並びに表示装置
JP2011216759A (ja) * 2010-04-01 2011-10-27 Seiko Epson Corp 結晶化シリコン層の製造方法、半導体装置の製造方法、電気光学装置の製造方法、半導体装置、電気光学装置および投射型表示装置
JPWO2012032749A1 (ja) * 2010-09-09 2014-01-20 シャープ株式会社 薄膜トランジスタ基板及びその製造方法、表示装置
US9502312B2 (en) 2010-11-29 2016-11-22 Qualcomm Incorporated Area efficient field effect device
JP5933897B2 (ja) 2011-03-18 2016-06-15 株式会社半導体エネルギー研究所 半導体装置
US9214538B2 (en) 2011-05-16 2015-12-15 Eta Semiconductor Inc. High performance multigate transistor
US8803242B2 (en) 2011-09-19 2014-08-12 Eta Semiconductor Inc. High mobility enhancement mode FET
US9029956B2 (en) 2011-10-26 2015-05-12 Global Foundries, Inc. SRAM cell with individual electrical device threshold control
US9048136B2 (en) 2011-10-26 2015-06-02 GlobalFoundries, Inc. SRAM cell with individual electrical device threshold control
US20130207102A1 (en) * 2012-02-15 2013-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
CN103456744B (zh) * 2013-09-05 2016-08-17 北京京东方光电科技有限公司 阵列基板及其制备方法、显示装置
JP6267233B2 (ja) * 2013-12-02 2018-01-24 シャープ株式会社 液晶パネルおよびそれに用いられるアクティブマトリクス基板
EP2911204A1 (en) * 2014-02-19 2015-08-26 Nederlandse Organisatie voor toegepast- natuurwetenschappelijk onderzoek TNO Bottom gate thin film transistor device and circuit
US20150255510A1 (en) 2014-03-06 2015-09-10 Kabushiki Kaisha Toshiba Semiconductor device
US9818880B2 (en) * 2015-02-12 2017-11-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
JP6474486B2 (ja) * 2015-05-25 2019-02-27 シャープ株式会社 表示装置の駆動回路
KR102356986B1 (ko) * 2015-07-16 2022-02-03 삼성디스플레이 주식회사 표시 패널, 이를 포함하는 표시 장치 및 이의 구동 방법
JP6920785B2 (ja) * 2015-08-19 2021-08-18 株式会社ジャパンディスプレイ 表示装置
CN106571389B (zh) * 2015-10-10 2020-08-07 中芯国际集成电路制造(上海)有限公司 晶体管及其形成方法
US9966435B2 (en) 2015-12-09 2018-05-08 Qualcomm Incorporated Body tied intrinsic FET
US10181424B2 (en) 2016-04-12 2019-01-15 Semiconductor Energy Laboratory Co., Ltd. Peeling method and manufacturing method of flexible device
KR20180083253A (ko) 2017-01-12 2018-07-20 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치의 제작 방법
KR102592105B1 (ko) * 2018-08-06 2023-10-20 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
KR102517126B1 (ko) * 2018-09-28 2023-04-03 삼성디스플레이 주식회사 표시 장치
US20210408117A1 (en) * 2020-06-29 2021-12-30 Taiwan Semiconductor Manufacturing Company Limited Multi-gate selector switches for memory cells and methods of forming the same

Family Cites Families (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5732641A (en) 1980-08-06 1982-02-22 Seiko Epson Corp Semiconductor device
JPS58115850A (ja) 1981-12-28 1983-07-09 Seiko Epson Corp アクテイブマトリツクスパネル
JPS59204274A (ja) 1983-05-06 1984-11-19 Seiko Instr & Electronics Ltd 薄膜トランジスタ
JPS6081869A (ja) 1983-10-12 1985-05-09 Seiko Epson Corp 薄膜トランジスタの駆動方法
JPH0727975B2 (ja) 1984-01-25 1995-03-29 セイコーエプソン株式会社 相補型薄膜トランジスタの製造方法
JPS6167269A (ja) * 1984-09-07 1986-04-07 Sharp Corp 半導体素子
JPS6188565A (ja) * 1984-10-05 1986-05-06 Sony Corp 電界効果型トランジスタ
DE3587100T2 (de) 1984-10-09 1993-09-09 Fujitsu Ltd Verfahren zur herstellung einer auf der halbleiter-auf-isolator-technologie basierenden integrierten schaltung.
US4748485A (en) * 1985-03-21 1988-05-31 Hughes Aircraft Company Opposed dual-gate hybrid structure for three-dimensional integrated circuits
JPS61220371A (ja) 1985-03-26 1986-09-30 Toshiba Corp 絶縁基板上ｍｏｓ形集積回路装置
JPS625661A (ja) 1985-07-01 1987-01-12 Nec Corp 薄膜トランジスタ
JPH0680799B2 (ja) 1985-11-18 1994-10-12 富士通株式会社 相補形ｍｏｓ集積回路
JPH0777264B2 (ja) 1986-04-02 1995-08-16 三菱電機株式会社 薄膜トランジスタの製造方法
JPS6419761A (en) 1987-07-14 1989-01-23 Ricoh Kk Thin film transistor
JPS6453460A (en) 1987-08-24 1989-03-01 Sony Corp Mos transistor
JP2737780B2 (ja) 1987-08-24 1998-04-08 ソニー株式会社 Ｍｏｓトランジスタ
US5140391A (en) 1987-08-24 1992-08-18 Sony Corporation Thin film MOS transistor having pair of gate electrodes opposing across semiconductor layer
JP2666293B2 (ja) 1987-08-31 1997-10-22 ソニー株式会社 Ｍｏｓトランジスタの製造方法
US5327001A (en) 1987-09-09 1994-07-05 Casio Computer Co., Ltd. Thin film transistor array having single light shield layer over transistors and gate and drain lines
GB2211022B (en) * 1987-10-09 1991-10-09 Marconi Electronic Devices A semiconductor device and a process for making the device
US4977105A (en) 1988-03-15 1990-12-11 Mitsubishi Denki Kabushiki Kaisha Method for manufacturing interconnection structure in semiconductor device
JPH0215676A (ja) 1988-07-01 1990-01-19 Ricoh Co Ltd 薄膜　トランジスタ
JPH02109341A (ja) 1988-10-19 1990-04-23 Fuji Xerox Co Ltd 薄膜トランジスタの製造方法
JP2817246B2 (ja) 1989-08-25 1998-10-30 カシオ計算機株式会社 フォトセンサ
US4996575A (en) * 1989-08-29 1991-02-26 David Sarnoff Research Center, Inc. Low leakage silicon-on-insulator CMOS structure and method of making same
US5103277A (en) * 1989-09-11 1992-04-07 Allied-Signal Inc. Radiation hard CMOS circuits in silicon-on-insulator films
US5275972A (en) 1990-02-19 1994-01-04 Matsushita Electric Industrial Co., Ltd. Method for fabricating a semiconductor integrated circuit device including the self-aligned formation of a contact window
US5124769A (en) * 1990-03-02 1992-06-23 Nippon Telegraph And Telephone Corporation Thin film transistor
JPH03256365A (ja) * 1990-03-06 1991-11-15 Sharp Corp 半導体装置およびその製造方法
JP2502787B2 (ja) * 1990-04-27 1996-05-29 シャープ株式会社 Ｍｏｓ型薄膜トランジスタの製造方法
US5198379A (en) * 1990-04-27 1993-03-30 Sharp Kabushiki Kaisha Method of making a MOS thin film transistor with self-aligned asymmetrical structure
FR2664095B1 (fr) 1990-06-28 1993-12-17 Commissariat A Energie Atomique Procede de fabrication d'un contact electrique sur un element actif d'un circuit integre mis.
US5075237A (en) * 1990-07-26 1991-12-24 Industrial Technology Research Institute Process of making a high photosensitive depletion-gate thin film transistor
KR920008834A (ko) * 1990-10-09 1992-05-28 아이자와 스스무 박막 반도체 장치
JPH0824193B2 (ja) 1990-10-16 1996-03-06 工業技術院長 平板型光弁駆動用半導体装置の製造方法
DE69128876T2 (de) 1990-11-30 1998-08-06 Sharp Kk Dünnfilm-Halbleitervorrichtung
US5420048A (en) 1991-01-09 1995-05-30 Canon Kabushiki Kaisha Manufacturing method for SOI-type thin film transistor
CA2061796C (en) 1991-03-28 2002-12-24 Kalluri R. Sarma High mobility integrated drivers for active matrix displays
JP2776059B2 (ja) 1991-06-11 1998-07-16 日本電気株式会社 絶縁ゲート電界効果トランジスタ
US5185535A (en) * 1991-06-17 1993-02-09 Hughes Aircraft Company Control of backgate bias for low power high speed CMOS/SOI devices
EP0523856A3 (en) 1991-06-28 1993-03-17 Sgs-Thomson Microelectronics, Inc. Method of via formation for multilevel interconnect integrated circuits
JPH0590586A (ja) * 1991-09-30 1993-04-09 Nec Corp 薄膜トランジスタ
US5273921A (en) 1991-12-27 1993-12-28 Purdue Research Foundation Methods for fabricating a dual-gated semiconductor-on-insulator field effect transistor
GB9208324D0 (en) 1992-04-15 1992-06-03 British Tech Group Semiconductor devices
JP3254007B2 (ja) * 1992-06-09 2002-02-04 株式会社半導体エネルギー研究所 薄膜状半導体装置およびその作製方法
US5807772A (en) 1992-06-09 1998-09-15 Semiconductor Energy Laboratory Co., Ltd. Method for forming semiconductor device with bottom gate connected to source or drain
US5359219A (en) 1992-12-04 1994-10-25 Texas Instruments Incorporated Silicon on insulator device comprising improved substrate doping
JPH0799251A (ja) * 1992-12-10 1995-04-11 Sony Corp 半導体メモリセル
US5818076A (en) * 1993-05-26 1998-10-06 Semiconductor Energy Laboratory Co., Ltd. Transistor and semiconductor device
GB9321659D0 (en) 1993-10-20 1993-12-08 Ciba Geigy Ag Pigment compositions
US5604368A (en) 1994-07-15 1997-02-18 International Business Machines Corporation Self-aligned double-gate MOSFET by selective lateral epitaxy
US5497019A (en) 1994-09-22 1996-03-05 The Aerospace Corporation Silicon-on-insulator gate-all-around MOSFET devices and fabrication methods
US6054734A (en) * 1996-07-26 2000-04-25 Sony Corporation Non-volatile memory cell having dual gate electrodes

Also Published As

Publication number Publication date
JP3254007B2 (ja) 2002-02-04
CN1155091C (zh) 2004-06-23
CN1255750A (zh) 2000-06-07
US20030122194A1 (en) 2003-07-03
US20020027249A1 (en) 2002-03-07
CN1081789A (zh) 1994-02-09
US6815772B2 (en) 2004-11-09
CN1254953A (zh) 2000-05-31
CN100557491C (zh) 2009-11-04
US6528852B2 (en) 2003-03-04
US5917221A (en) 1999-06-29
CN1727973A (zh) 2006-02-01
CN1052576C (zh) 2000-05-17
TW219410B (ko) 1994-01-21
US6340830B1 (en) 2002-01-22
KR960015528B1 (ko) 1996-11-15
CN1211860C (zh) 2005-07-20
JPH05343689A (ja) 1993-12-24
CN1192432C (zh) 2005-03-09
CN1313640A (zh) 2001-09-19

Similar Documents

Publication Publication Date Title
KR940001427A (ko) 박막 반도체 장치와 그 제작방법
KR870005464A (ko) 반도체장치
KR950034767A (ko) Mis형 반도체장치
KR920020598A (ko) 반도체 장치 및 그 제조방법
KR840008537A (ko) 반도체장치
KR930005257A (ko) 박막 전계효과 소자 및 그의 제조방법
KR950012767A (ko) 반도체장치 및 그의 제조방법
KR920020755A (ko) 박막전계효과소자(薄膜電界效果素子) 및 그의 제조방법
KR930006972A (ko) 전계 효과 트랜지스터의 제조 방법
KR970067716A (ko) 반도체 장치 및 그 제조방법
KR970060534A (ko) 전력반도체장치 및 그의 제조방법
KR940020576A (ko) 반도체트랜지스터구조(Metal oxide semiconductor transistors having a polysilicon gate electrode with nonuniform doping in source-drain direction)
KR900013652A (ko) 감소된 온 저항을 가진 soi구조의 고전압 반도체 장치
US6825507B2 (en) Semiconductor device having high electron mobility comprising a SiGe/Si/SiGe substrate
KR950021714A (ko) 박막트랜지스터를 갖는 반도체장치와 그의 제조방법
KR920005280A (ko) Mos형 반도체장치
KR970072204A (ko) 적어도 하나의 mos 트랜지스터를 가지는 회로 장치 및 그것의 제조방법
KR910008861A (ko) 집적회로소자
KR910008843A (ko) Mos형 집적회로
KR940010384A (ko) 박막트랜지스터 제조방법
KR920022563A (ko) 반도체 장치 및 그 제조방법
KR970008643A (ko) 반도체 집적 회로 장치의 제조 방법
KR970072491A (ko) 박막트랜지스터 및 그 제조방법
KR910019211A (ko) 반도체 디바이스
KR970054348A (ko) 모스 콘트롤 다이오드 및 그 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20121019

Year of fee payment: 17

EXPY Expiration of term