KR101375466B1 - 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템 - Google Patents

다중 전력 모드를 갖는 메조크로노스 시그널링 시스템 Download PDF

Info

Publication number
KR101375466B1
KR101375466B1 KR1020117017991A KR20117017991A KR101375466B1 KR 101375466 B1 KR101375466 B1 KR 101375466B1 KR 1020117017991 A KR1020117017991 A KR 1020117017991A KR 20117017991 A KR20117017991 A KR 20117017991A KR 101375466 B1 KR101375466 B1 KR 101375466B1
Authority
KR
South Korea
Prior art keywords
clock
data
memory
phase
signal
Prior art date
Application number
KR1020117017991A
Other languages
English (en)
Korean (ko)
Other versions
KR20110113738A (ko
Inventor
프레데릭 에이 웨어
존 더블유 풀턴
로버트 이 팔머
Original Assignee
램버스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 램버스 인코포레이티드 filed Critical 램버스 인코포레이티드
Publication of KR20110113738A publication Critical patent/KR20110113738A/ko
Application granted granted Critical
Publication of KR101375466B1 publication Critical patent/KR101375466B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3225—Monitoring of peripheral devices of memory devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0604—Improving or facilitating administration, e.g. storage management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625—Power saving in storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/109—Control signal input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/225—Clock input buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/88—Monitoring involving counting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Memory System (AREA)
KR1020117017991A 2009-01-12 2009-07-09 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템 KR101375466B1 (ko)

Applications Claiming Priority (15)

Application Number Priority Date Filing Date Title
US14413509P 2009-01-12 2009-01-12
US61/144,135 2009-01-12
US15687209P 2009-03-02 2009-03-02
US61/156,872 2009-03-02
US17759609P 2009-05-12 2009-05-12
US17759909P 2009-05-12 2009-05-12
US17746709P 2009-05-12 2009-05-12
US17747809P 2009-05-12 2009-05-12
US17760609P 2009-05-12 2009-05-12
US61/177,467 2009-05-12
US61/177,599 2009-05-12
US61/177,478 2009-05-12
US61/177,596 2009-05-12
US61/177,606 2009-05-12
PCT/US2009/050044 WO2010080176A1 (fr) 2009-01-12 2009-07-09 Système de signalisation mésochrone à modes de puissance multiples

Publications (2)

Publication Number Publication Date
KR20110113738A KR20110113738A (ko) 2011-10-18
KR101375466B1 true KR101375466B1 (ko) 2014-03-18

Family

ID=42316691

Family Applications (3)

Application Number Title Priority Date Filing Date
KR1020117017989A KR20110113736A (ko) 2009-01-12 2009-07-09 클럭 포워딩 저-전력 시그널링 시스템
KR1020117017991A KR101375466B1 (ko) 2009-01-12 2009-07-09 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템
KR1020117017990A KR20110113737A (ko) 2009-01-12 2009-07-09 코어-클럭 동기화를 갖는 메조크로노스 시그널링 시스템

Family Applications Before (1)

Application Number Title Priority Date Filing Date
KR1020117017989A KR20110113736A (ko) 2009-01-12 2009-07-09 클럭 포워딩 저-전력 시그널링 시스템

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020117017990A KR20110113737A (ko) 2009-01-12 2009-07-09 코어-클럭 동기화를 갖는 메조크로노스 시그널링 시스템

Country Status (6)

Country Link
US (12) US8432768B2 (fr)
EP (5) EP3258386B1 (fr)
JP (4) JP2012515376A (fr)
KR (3) KR20110113736A (fr)
CN (3) CN102257571A (fr)
WO (5) WO2010080173A1 (fr)

Families Citing this family (215)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US7095789B2 (en) 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US20070260841A1 (en) * 2006-05-02 2007-11-08 Hampel Craig E Memory module with reduced access granularity
WO2009076097A1 (fr) * 2007-12-06 2009-06-18 Rambus Inc. Détection de perte de signal basée sur le front
US9431091B2 (en) 2008-06-06 2016-08-30 Uniquify, Inc. Multiple gating modes and half-frequency dynamic calibration for DDR memory controllers
JP2012515376A (ja) * 2009-01-12 2012-07-05 ラムバス・インコーポレーテッド クロック転送低電力シグナリングシステム
JP4693943B2 (ja) * 2009-03-25 2011-06-01 パナソニック株式会社 インターフェイス回路
WO2011008356A2 (fr) * 2009-06-30 2011-01-20 Rambus Inc. Techniques de réglage de signaux d'horloge pour compenser le bruit
US8942297B2 (en) 2009-08-31 2015-01-27 Rambus Inc. Forwarding signal supply voltage in data transmission system
EP2302519B1 (fr) * 2009-09-09 2013-01-16 ST-Ericsson SA Contrôle de mémoire de fréquence dynamique
US8804411B1 (en) * 2009-09-11 2014-08-12 Micron Technology, Inc Dual mode clock and data scheme for memory programming
JP5017348B2 (ja) * 2009-10-26 2012-09-05 ザインエレクトロニクス株式会社 送信装置、受信装置、送受信システムおよび画像表示システム
WO2011056729A2 (fr) * 2009-11-05 2011-05-12 Rambus Inc. Gestion d'horloge d'interface
US8924767B2 (en) * 2009-12-17 2014-12-30 Texas Instruments Incorporated Minimizing the use of chip routing resources when using timestamped instrumentation data by transmitting the most significant bits of the timestamp in series and transmitting the least significant bits of the timestamp in parallel
JP5377275B2 (ja) * 2009-12-25 2013-12-25 キヤノン株式会社 情報処理装置又は情報処理方法
JP5448795B2 (ja) * 2009-12-25 2014-03-19 キヤノン株式会社 情報処理装置又は情報処理方法
US8351559B1 (en) * 2010-04-13 2013-01-08 Smsc Holdings S.A.R.L. Sample time correction for multiphase clocks
KR101083681B1 (ko) * 2010-07-02 2011-11-16 주식회사 하이닉스반도체 비휘발성 메모리 장치
WO2012021380A2 (fr) * 2010-08-13 2012-02-16 Rambus Inc. Mémoire d'éveil rapide
KR101139603B1 (ko) * 2010-08-24 2012-04-27 광운대학교 산학협력단 클럭 게이팅 집적 회로 장치의 소비 전력 예측 방법
US9213657B2 (en) * 2010-08-25 2015-12-15 Rambus Inc. Memory controller with fast reacquisition of read timing to support rank switching
US10401900B2 (en) * 2010-11-09 2019-09-03 Rambus Inc. Using a stuttered clock signal to reduce self-induced voltage noise
US8625586B2 (en) * 2010-12-31 2014-01-07 Stmicroelectronics International N.V. Generic bus de-multiplexer/port expander with inherent bus signals as selectors
US8935550B2 (en) * 2011-01-21 2015-01-13 Broadcom Corporation System and method for selectively placing portions of a physical layer into low power mode
KR101201871B1 (ko) * 2011-01-31 2012-11-15 에스케이하이닉스 주식회사 반도체 장치 및 반도체 시스템
WO2012115839A1 (fr) 2011-02-23 2012-08-30 Rambus Inc. Protocole de contrôle du mode d'alimentation d'une mémoire
WO2012122381A2 (fr) * 2011-03-09 2012-09-13 Rambus Inc. Gestion d'alimentation pour circuits intégrés
GB2489002A (en) * 2011-03-14 2012-09-19 Nujira Ltd Delay adjustment to reduce distortion in an envelope tracking transmitter
US8760945B2 (en) 2011-03-28 2014-06-24 Samsung Electronics Co., Ltd. Memory devices, systems and methods employing command/address calibration
US8611486B2 (en) * 2011-04-08 2013-12-17 Silicon Image, Inc. Adjustment of clock signals regenerated from a data stream
US9088276B2 (en) * 2011-05-31 2015-07-21 Ati Technologies Ulc Pre-emphasis control circuit for adjusting the magnitude of a signal over a period according to a fraction of a bit-time
US8760188B2 (en) * 2011-06-30 2014-06-24 Silicon Image, Inc. Configurable multi-dimensional driver and receiver
US9071243B2 (en) 2011-06-30 2015-06-30 Silicon Image, Inc. Single ended configurable multi-mode driver
US8995207B2 (en) * 2011-08-12 2015-03-31 Qualcomm Incorporated Data storage for voltage domain crossings
US9129666B1 (en) * 2011-08-25 2015-09-08 Rambus Inc. Robust commands for timing calibration or recalibration
JP5770383B2 (ja) * 2011-09-30 2015-08-26 インテル コーポレイション 高速通信リンクのトレーニング中に電源ノイズを低減する方法及びシステム
KR101214369B1 (ko) 2011-10-05 2012-12-27 (주) 와이팜 인에이블 신호를 이용하여 동기화하는 칩 및 이에 적용되는 동기화 방법
KR101898150B1 (ko) * 2011-10-25 2018-09-13 에스케이하이닉스 주식회사 집적회로 칩 및 이를 포함하는 시스템
US9235537B2 (en) 2011-10-26 2016-01-12 Rambus Inc. Drift detection in timing signal forwarded from memory controller to memory device
US9008734B2 (en) * 2011-11-21 2015-04-14 Broadcom Corporation Wireless communication device having reduced power consumption
WO2013095456A1 (fr) * 2011-12-21 2013-06-27 Intel Corporation Gestion de consommation de courant dans une partie de mémoire discrète
CN104169828B (zh) * 2011-12-22 2017-02-08 英特尔公司 高带宽通信装置和系统
WO2013141921A1 (fr) 2012-03-19 2013-09-26 Rambus Inc. Systèmes de mémoire à capacité élevée
US8836394B2 (en) 2012-03-26 2014-09-16 Rambus Inc. Method and apparatus for source-synchronous signaling
US9160415B2 (en) 2012-05-01 2015-10-13 Broadcom Corporation Open-loop frequency lock methods for fast boot-up time
US9118566B1 (en) * 2012-05-09 2015-08-25 Altera Corporation Methods and apparatus of time stamping for multi-lane protocols
US10902890B2 (en) 2012-06-22 2021-01-26 Intel Corporation Method, apparatus and system for a per-DRAM addressability mode
US9331845B2 (en) * 2012-06-29 2016-05-03 Taiwan Semiconductor Manufacturing Co., Ltd. System and method for chip system timing compensation
US9418037B2 (en) * 2012-07-11 2016-08-16 Infineon Technologies Ag SPI interface and method for serial communication via an SPI interface having an SPI protocol handler for evaluating signal transitions of SPI signals
US9411750B2 (en) 2012-07-30 2016-08-09 International Business Machines Corporation Efficient calibration of a low power parallel data communications channel
US9590638B2 (en) 2012-09-07 2017-03-07 University Of Virginia Patent Foundation Low power clock source
US9899066B2 (en) 2012-09-10 2018-02-20 Texas Instruments Incorporated Priority based backup in nonvolatile logic arrays
US8843794B2 (en) * 2012-09-24 2014-09-23 Intel Corporation Method, system and apparatus for evaluation of input/output buffer circuitry
WO2014085267A1 (fr) * 2012-11-30 2014-06-05 Intel Corporation Appareil, procédé et système servant à fournir une terminaison pour plusieurs puces d'un ensemble de circuits intégrés
EP2741442A1 (fr) 2012-12-07 2014-06-11 Dialog Semiconductor B.V. Étalonnage d'horloge automatique d'une unité distante à l'aide de dérive de phase
US9110134B2 (en) 2012-12-27 2015-08-18 Intel Corporation Input/output delay testing for devices utilizing on-chip delay generation
US9222981B2 (en) 2012-12-28 2015-12-29 Nvidia Corporation Global low power capture scheme for cores
US9395414B2 (en) * 2012-12-28 2016-07-19 Nvidia Corporation System for reducing peak power during scan shift at the local level for scan based tests
US9377510B2 (en) 2012-12-28 2016-06-28 Nvidia Corporation System for reducing peak power during scan shift at the global level for scan based tests
JP6165888B2 (ja) * 2013-02-21 2017-07-19 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ １０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置
US8966416B2 (en) 2013-03-07 2015-02-24 Cadence Design Systems, Inc. Finite-state machine encoding during design synthesis
US11334509B2 (en) 2013-03-12 2022-05-17 Uniquify, Inc. Continuous adaptive data capture optimization for interface circuits
US20140281662A1 (en) 2013-03-12 2014-09-18 Uniquify, Inc. Dynamically adaptive bit-leveling for data interfaces
US8947140B2 (en) * 2013-03-12 2015-02-03 Uniquify, Inc. Continuous adaptive training for data interface timing calibration
WO2014145066A2 (fr) * 2013-03-15 2014-09-18 Qualcomm Incorporated Architectures de faible puissance
US20140312928A1 (en) * 2013-04-19 2014-10-23 Kool Chip, Inc. High-Speed Current Steering Logic Output Buffer
US9123408B2 (en) * 2013-05-24 2015-09-01 Qualcomm Incorporated Low latency synchronization scheme for mesochronous DDR system
US9436630B2 (en) * 2013-06-11 2016-09-06 Western Digital Technologies, Inc. Using dual phys to support multiple PCIe link widths
US9658642B2 (en) 2013-07-01 2017-05-23 Intel Corporation Timing control for unmatched signal receiver
US9335784B2 (en) * 2013-08-30 2016-05-10 Cavium, Inc. Clock distribution circuit with distributed delay locked loop
US9939881B2 (en) 2013-09-17 2018-04-10 Avago Technologies General Ip (Singapore) Pte. Ltd. Power management in a configurable bus
US9021154B2 (en) 2013-09-27 2015-04-28 Intel Corporation Read training a memory controller
US8963597B1 (en) * 2013-10-02 2015-02-24 Nanya Technology Corporation Cross-domain enablement method and electronic apparatus
CN103500585B (zh) * 2013-10-09 2017-11-03 无锡纳讯微电子有限公司 一种用于控制单次可编程存储器的控制电路及其控制方法
WO2015057865A1 (fr) 2013-10-15 2015-04-23 Rambus Inc. Module de mémoire à charge réduite
JP6774160B2 (ja) * 2013-12-06 2020-10-21 キヤノン株式会社 情報処理装置、並びに、データ転送装置の制御方法
KR101985157B1 (ko) * 2013-12-26 2019-05-31 인텔 코포레이션 멀티칩 패키지 링크
US9252940B2 (en) * 2014-02-21 2016-02-02 Intel Corporation Phase tracking for a sampling clock
JP2015176214A (ja) * 2014-03-13 2015-10-05 株式会社東芝 通信装置
US9459650B2 (en) 2014-03-17 2016-10-04 Qualcomm Incorporated Clock pulse generator for multi-phase signaling
US9203391B2 (en) 2014-04-22 2015-12-01 Qualcomm Incorporated Pulse-width modulation data decoder
US20150310902A1 (en) 2014-04-23 2015-10-29 Texas Instruments Incorporated Static Power Reduction in Caches Using Deterministic Naps
KR102200489B1 (ko) * 2014-05-30 2021-01-11 삼성전자주식회사 비휘발성 메모리 장치 및 그것을 포함하는 저장 장치
KR102289001B1 (ko) * 2014-06-09 2021-08-13 삼성전자주식회사 솔리드 스테이드 드라이브 및 그것의 동작 방법
KR20150142852A (ko) 2014-06-12 2015-12-23 에스케이하이닉스 주식회사 다중 위상 클럭을 생성하는 반도체 시스템 및 이의 트레이닝 방법
US9478268B2 (en) * 2014-06-12 2016-10-25 Qualcomm Incorporated Distributed clock synchronization
KR102248279B1 (ko) * 2014-06-13 2021-05-07 삼성전자주식회사 불휘발성 메모리 및 메모리 컨트롤러를 포함하는 스토리지 장치, 그리고 불휘발성 메모리 및 메모리 컨트롤러 사이의 통신을 중개하는 리타이밍 회로의 동작 방법
US9515686B2 (en) * 2014-08-11 2016-12-06 Samsung Electronics Co., Ltd. Signal transmitting circuit using common clock, and storage device therewith
US9647824B2 (en) * 2014-10-24 2017-05-09 Silicon Laboratories Inc. System and apparatus for clock retiming with catch-up mode and associated methods
US9317639B1 (en) * 2014-10-27 2016-04-19 Freescale Semiconductor, Inc. System for reducing power consumption of integrated circuit
US9711192B2 (en) 2014-11-03 2017-07-18 Samsung Electronics Co., Ltd. Memory device having different data-size access modes for different power modes
FR3029661B1 (fr) * 2014-12-04 2016-12-09 Stmicroelectronics Rousset Procedes de transmission et de reception d'un signal binaire sur un lien serie, en particulier pour la detection de la vitesse de transmission, et dispositifs correspondants
US9251890B1 (en) * 2014-12-19 2016-02-02 Globalfoundries Inc. Bias temperature instability state detection and correction
US9577818B2 (en) * 2015-02-04 2017-02-21 Teradyne, Inc. High speed data transfer using calibrated, single-clock source synchronous serializer-deserializer protocol
US9652430B2 (en) * 2015-02-10 2017-05-16 Nxp Usa, Inc. Configurable serial and pulse width modulation interface
US9509318B2 (en) * 2015-03-13 2016-11-29 Qualcomm Incorporated Apparatuses, methods, and systems for glitch-free clock switching
KR20160123708A (ko) * 2015-04-17 2016-10-26 에스케이하이닉스 주식회사 이미지 센싱 장치
US20160316263A1 (en) * 2015-04-21 2016-10-27 Samsung Electronics Co., Ltd. Display apparatus, and method of operating the display apparatus
TWI566256B (zh) * 2015-05-06 2017-01-11 瑞昱半導體股份有限公司 記憶體系統及其記憶體實體介面電路
US9614533B2 (en) * 2015-06-19 2017-04-04 Intel Corporation Digital phase control with programmable tracking slope
US9222976B1 (en) * 2015-06-22 2015-12-29 Xilinx, Inc. Methods and circuits for debugging multiple IC packages
US10430215B1 (en) * 2015-06-25 2019-10-01 Cadence Design Systems, Inc. Method and system to transfer data between hardware emulator and host workstation
KR20170009291A (ko) * 2015-07-16 2017-01-25 에스케이하이닉스 주식회사 클록 생성 장치 및 이를 포함하는 반도체 장치
DE102015009245B4 (de) * 2015-07-17 2020-07-09 Infineon Technologies Ag Vorrichtung zum vorsehen einer anpassbaren totzeit in ein pwm-signal
US10042416B2 (en) * 2015-07-20 2018-08-07 Sandisk Technologies Llc Memory system and method for adaptive auto-sleep and background operations
CN105070311A (zh) * 2015-07-23 2015-11-18 安徽华东光电技术研究所 一种多信号跨板级时钟域的处理方法
US10417003B1 (en) 2015-08-31 2019-09-17 Ambarella, Inc. Data unit synchronization between chained pipelines
US9698967B2 (en) 2015-09-11 2017-07-04 Apple Inc. Dual path source synchronous interface
US9705620B2 (en) * 2015-09-18 2017-07-11 Qualcomm Incorporated Synchronization of endpoints using tunable latency
DE112015006944B4 (de) * 2015-09-25 2023-03-23 Intel Corporation Einrichtung, System und Verfahren zum Ermöglichen einer Kommunikation über eine Verbindung mit einer Vorrichtung außerhalb einer Baugruppe
US9940050B2 (en) * 2015-10-05 2018-04-10 Mediatek Inc. Apparatus and method to speed up memory frequency switch flow
US10436837B2 (en) * 2015-10-19 2019-10-08 Globalfoundries Inc. Auto test grouping/clock sequencing for at-speed test
JP6711590B2 (ja) * 2015-10-30 2020-06-17 キヤノン株式会社 メモリを制御する情報処理装置
US9474034B1 (en) * 2015-11-30 2016-10-18 International Business Machines Corporation Power reduction in a parallel data communications interface using clock resynchronization
US10622032B2 (en) 2015-12-08 2020-04-14 Rambus Inc. Low power signaling interface
US10381055B2 (en) * 2015-12-26 2019-08-13 Intel Corporation Flexible DLL (delay locked loop) calibration
US9660627B1 (en) 2016-01-05 2017-05-23 Bitfury Group Limited System and techniques for repeating differential signals
US9645604B1 (en) 2016-01-05 2017-05-09 Bitfury Group Limited Circuits and techniques for mesochronous processing
US9514264B1 (en) 2016-01-05 2016-12-06 Bitfury Group Limited Layouts of transmission gates and related systems and techniques
US9607674B1 (en) * 2016-01-06 2017-03-28 Qualcomm Incorporated Pulse latch reset tracking at high differential voltage
KR102510446B1 (ko) 2016-01-15 2023-03-15 삼성전자주식회사 외부 클락을 이용하여 비디오 동기 신호를 발생시키는 디스플레이 컨트롤러, 이를 포함하는 애플리케이션 프로세서, 및 이를 포함하는 전자 시스템
US10141044B2 (en) * 2016-02-02 2018-11-27 Mediatek Inc. Memory interface circuit having signal detector for detecting clock signal
US9917589B2 (en) 2016-02-02 2018-03-13 Samsung Electronics Co., Ltd. Transmitter circuit and receiver circuit for operating under low voltage
KR102475816B1 (ko) * 2016-03-17 2022-12-09 에스케이하이닉스 주식회사 집적회로
EP3433929A1 (fr) * 2016-03-22 2019-01-30 Telefonaktiebolaget LM Ericsson (PUBL) Interface à haute vitesse de basse puissance
TWI605694B (zh) * 2016-03-25 2017-11-11 智原科技股份有限公司 接收器損失信號的去雜訊裝置與方法
KR20170111572A (ko) 2016-03-29 2017-10-12 삼성전자주식회사 반도체 메모리 장치 및 이의 동작 방법
US9673963B1 (en) * 2016-04-12 2017-06-06 Keyssa Systems, Inc. Multi-protocols and multi-data rates communications
US9846554B1 (en) * 2016-08-04 2017-12-19 Sandisk Technologies Llc Storage system and method for grouping blocks based on deterministic data patterns
CN106452395B (zh) * 2016-09-13 2019-03-05 华为技术有限公司 一种多路时钟分发电路及电子设备
US10129012B2 (en) * 2016-09-19 2018-11-13 Sandisk Technologies Llc Tuning circuitry and operations for non-source-synchronous systems
KR102697889B1 (ko) * 2016-09-21 2024-08-22 에스케이하이닉스 주식회사 데이터 저장 장치 및 그것의 동작 방법
US10305495B2 (en) * 2016-10-06 2019-05-28 Analog Devices, Inc. Phase control of clock signal based on feedback
US10496309B2 (en) * 2016-11-13 2019-12-03 Intel Corporation Input/output (I/O) loopback function for I/O signaling testing
US10761559B2 (en) * 2016-12-13 2020-09-01 Qualcomm Incorporated Clock gating enable generation
US10437774B2 (en) * 2017-01-26 2019-10-08 Skyworks Solutions, Inc. Low noise serial interfaces with gated clock
US10403352B2 (en) * 2017-02-22 2019-09-03 Micron Technology, Inc. Apparatuses and methods for compute in data path
US10775833B2 (en) * 2017-03-03 2020-09-15 Texas Instruments Incorporated Meeting setup/hold times for a repetitive signal relative to a clock
US11188456B2 (en) 2017-03-21 2021-11-30 Western Digital Technologies Inc. Storage system and method for predictive block allocation for efficient garbage collection
US10635335B2 (en) 2017-03-21 2020-04-28 Western Digital Technologies, Inc. Storage system and method for efficient pipeline gap utilization for background operations
US11269764B2 (en) 2017-03-21 2022-03-08 Western Digital Technologies, Inc. Storage system and method for adaptive scheduling of background operations
US10056909B1 (en) * 2017-05-01 2018-08-21 Everspin Technologies, Inc. Single-lock delay locked loop with cycle counter and method therefore
US10997096B2 (en) 2017-05-22 2021-05-04 Intel Corporation Enumerated per device addressability for memory subsystems
US10063234B1 (en) * 2017-07-13 2018-08-28 Micron Technology, Inc. Half-frequency command path
US10353455B2 (en) 2017-07-27 2019-07-16 International Business Machines Corporation Power management in multi-channel 3D stacked DRAM
US10218391B1 (en) * 2017-08-02 2019-02-26 Qualcomm Incorporated Systems and methods providing a low-power mode for serial links
KR102244921B1 (ko) * 2017-09-07 2021-04-27 삼성전자주식회사 저장 장치 및 그 리프레쉬 방법
US10476658B1 (en) * 2017-09-25 2019-11-12 Cadence Design Systems, Inc. Method and system for implementing high speed source synchronous clock alignment
KR102585218B1 (ko) 2017-09-28 2023-10-05 삼성전자주식회사 비휘발성 메모리 장치 및 그것을 포함하는 저장 장치
US10082823B1 (en) * 2017-10-11 2018-09-25 Integrated Device Technology, Inc. Open loop solution in data buffer and RCD
US10579578B2 (en) * 2017-10-24 2020-03-03 Micron Technology, Inc. Frame protocol of memory device
CN109800186B (zh) * 2017-11-17 2022-06-24 英业达科技有限公司 控制系统及其控制方法
US10720197B2 (en) 2017-11-21 2020-07-21 Samsung Electronics Co., Ltd. Memory device for supporting command bus training mode and method of operating the same
KR20190066844A (ko) * 2017-12-06 2019-06-14 삼성전자주식회사 메모리 장치, 메모리 컨트롤러, 및 이들을 포함하는 스토리지 장치
KR102493964B1 (ko) * 2017-12-18 2023-02-01 삼성전자주식회사 스토리지 컨트롤러, 그것을 포함하는 스토리지 장치, 및 스토리지 컨트롤러의 동작 방법
US10339997B1 (en) 2017-12-18 2019-07-02 Micron Technology, Inc. Multi-phase clock division
US10402121B2 (en) * 2017-12-21 2019-09-03 Apple Inc. Systems and methods for reducing performance state change latency
US10740003B2 (en) 2018-03-23 2020-08-11 International Business Machines Corporation Latency-agnostic memory controller
WO2019198863A1 (fr) * 2018-04-09 2019-10-17 엘지전자 주식회사 Système de synchronisation d'horloge et terminal mobile contenant celui-ci
KR102490577B1 (ko) * 2018-04-17 2023-01-25 에스케이하이닉스 주식회사 수신 회로, 이를 이용하는 반도체 장치 및 반도체 시스템
US10928870B2 (en) * 2018-05-29 2021-02-23 Marvell Asia Pte, Ltd. Apparatus and methods for temperature-based memory management
US10936046B2 (en) * 2018-06-11 2021-03-02 Silicon Motion, Inc. Method for performing power saving control in a memory device, associated memory device and memory controller thereof, and associated electronic device
US10635628B2 (en) * 2018-06-29 2020-04-28 Intel Corporation Host controller apparatus, host controller device, and method for a host controller for determining information related to a time shift for transmitting instructions on a command and address bus, host controller and computer system
US10720224B2 (en) * 2018-07-18 2020-07-21 Micron Technology, Inc. Protocol independent testing of memory devices using a loopback
US11112819B2 (en) * 2018-08-28 2021-09-07 Microchip Technology Incorporated Method of clock gate analysis for improved efficiency of electronic circuitry system designs and related systems, methods and devices
JP2020048054A (ja) * 2018-09-19 2020-03-26 キオクシア株式会社 受信装置、通信システム、及びクロック再生方法
US10705984B1 (en) * 2018-09-26 2020-07-07 Cadence Design Systems, Inc. High-speed low VT drift receiver
KR102675825B1 (ko) * 2018-11-05 2024-06-18 에스케이하이닉스 주식회사 반도체 장치 및 이를 이용한 반도체 시스템 및 동작 방법
US11467620B1 (en) * 2018-12-12 2022-10-11 Cadence Design Systems, Inc. Architecture and methodology for tuning clock phases to minimize latency in a serial interface
CN109449741B (zh) * 2018-12-29 2020-10-13 深圳市大族数控科技有限公司 激光能量控制系统和方法
EP3931667A4 (fr) 2019-02-27 2022-07-13 Rambus Inc. Mémoire à faible puissance avec amplification de bande passante à la demande
US11169191B2 (en) * 2019-03-29 2021-11-09 Rohde & Schwarz Gmbh & Co. Kg Method and apparatus for estimating a phase relation between binary signals
US10915485B2 (en) * 2019-05-17 2021-02-09 Nxp Usa, Inc. Circuit for asynchronous data transfer
KR102685395B1 (ko) * 2019-06-05 2024-07-15 삼성전자주식회사 반도체 장치, 반도체 시스템 및 반도체 장치의 동작 방법
US11178055B2 (en) * 2019-06-14 2021-11-16 Intel Corporation Methods and apparatus for providing deterministic latency for communications interfaces
US11355005B2 (en) * 2019-07-22 2022-06-07 Battelle Memorial Institute Aquatic organism tracking devices, systems and associated methods
CN110413041B (zh) * 2019-07-29 2020-11-17 珠海零边界集成电路有限公司 一种芯片时钟电路及其控制方法
US11561726B2 (en) 2019-08-27 2023-01-24 Micron Technology, Inc. Read refresh via signal calibration for non-volatile memories
US11487339B2 (en) * 2019-08-29 2022-11-01 Micron Technology, Inc. Operating mode register
KR20210027595A (ko) * 2019-08-29 2021-03-11 삼성디스플레이 주식회사 표시 장치 및 표시 장치의 구동 방법
US11374586B2 (en) * 2019-10-13 2022-06-28 Ultraleap Limited Reducing harmonic distortion by dithering
KR20210045009A (ko) * 2019-10-16 2021-04-26 삼성전자주식회사 인터페이싱 장치, 인터페이싱 장치를 포함하는 반도체 장치 및 반도체 장치의 통신 방법
US11221980B2 (en) * 2019-10-31 2022-01-11 Sigmasense, Llc. Low voltage drive circuit operable to convey data via a bus
US11038666B1 (en) * 2019-12-11 2021-06-15 Qualcomm Incorporated Open-loop, super fast, half-rate clock and data recovery for next generation C-PHY interfaces
CN111193509B (zh) * 2019-12-31 2023-06-16 上海循态量子科技有限公司 源同步数据采样点自动校准方法及系统
US11217298B2 (en) * 2020-03-12 2022-01-04 Micron Technology, Inc. Delay-locked loop clock sharing
US20200233821A1 (en) * 2020-03-23 2020-07-23 Intel Corporation Unidirectional information channel to monitor bidirectional information channel drift
US11493949B2 (en) * 2020-03-27 2022-11-08 Qualcomm Incorporated Clocking scheme to receive data
KR20210123683A (ko) * 2020-04-03 2021-10-14 삼성전자주식회사 신호 수신기 및 그것의 동작 방법
CN111507053A (zh) * 2020-04-30 2020-08-07 深圳探科技术有限公司 集成电路仿真中数据通信的方法、模块、存储介质及系统
CN111757051B (zh) * 2020-05-20 2022-07-26 惠州市德赛西威智能交通技术研究院有限公司 一种数据传输方法、智能终端及雷达系统
EP4158483A4 (fr) * 2020-06-01 2024-06-19 Intel Corporation Interface puce-à-puce d'un module multipuce (mcm)
KR20220019944A (ko) 2020-08-11 2022-02-18 삼성전자주식회사 스토리지 장치 및 스토리지 장치의 동작 방법
US20220066975A1 (en) * 2020-09-01 2022-03-03 Texas Instruments Incorporated Bit stream transformation in parallel data interfaces
US11775185B2 (en) * 2020-09-17 2023-10-03 Micron Technology, Inc. Power budget arbitration for multiple concurrent access operations in a memory device
CN112379981B (zh) * 2020-11-12 2024-08-16 中国人民解放军海军工程大学 面向分布式实时仿真任务的无锁同步方法
CN114647598B (zh) * 2020-12-18 2024-08-30 马来西亚瑞天芯私人有限公司 一种时钟系统和时钟同步的方法
US11360918B1 (en) * 2020-12-21 2022-06-14 Otis Elevator Company Real-time processing system synchronization in a control system
US11063596B1 (en) * 2021-01-07 2021-07-13 Global Unichip Corporation Frame decoding circuit and method for performing frame decoding
US12119080B1 (en) 2021-04-19 2024-10-15 Cadence Design Systems, Inc. Extended-burst write training
US11882160B1 (en) * 2021-05-13 2024-01-23 Ethemnovia Inc. Asymmetric data transmission using efficiency features
CN113519026B (zh) * 2021-06-03 2023-05-02 长江存储科技有限责任公司 具有数据掩码的高速存储器器件
US11662381B2 (en) * 2021-08-18 2023-05-30 International Business Machines Corporation Self-contained built-in self-test circuit with phase-shifting abilities for high-speed receivers
US11775004B2 (en) 2021-09-10 2023-10-03 International Business Machines Corporation Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-chip die module
CN116185908A (zh) * 2021-11-29 2023-05-30 慧荣科技股份有限公司 接口电路、存储器控制器及校正多个信号处理装置的方法
US12002541B2 (en) 2021-12-08 2024-06-04 Advanced Micro Devices, Inc. Read clock toggle at configurable PAM levels
US20230178138A1 (en) * 2021-12-08 2023-06-08 Advanced Micro Devices, Inc. Read clock start and stop for synchronous memories
CN114389737A (zh) * 2021-12-17 2022-04-22 中铁第四勘察设计院集团有限公司 时钟同步方法、装置、电子设备和存储介质
US20230214270A1 (en) * 2021-12-31 2023-07-06 Western Digital Technologies, Inc. Readiness states for partitioned internal resources of a memory controller
US20230305737A1 (en) * 2022-03-22 2023-09-28 Silicon Laboratories Inc. External Nonvolatile Memory with Additional Functionality
US12075714B2 (en) * 2022-08-09 2024-08-27 Micron Technology, Inc. Random number generation based on threshold voltage randomness
US11962310B1 (en) * 2022-09-14 2024-04-16 Apple Inc. Synchronization between data and clock signals in high-speed interfaces
US11979480B2 (en) 2022-09-20 2024-05-07 International Business Machines Corporation Quadrature circuit interconnect architecture with clock forwarding
CN115877914B (zh) * 2023-01-17 2024-02-20 北京象帝先计算技术有限公司 信号控制方法、采样方法、装置、系统及电子设备
CN116595386B (zh) * 2023-07-18 2023-10-24 芯耀辉科技有限公司 一种存储器的训练控制方法及系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010028599A1 (en) * 2000-03-30 2001-10-11 Fujitsu Limited Semiconductor memory device outputting data according to a first internal clock signal and a second internal clock signal
US20070133312A1 (en) * 2000-05-10 2007-06-14 Micron Technology, Inc. Flash with consistent latency for read operations

Family Cites Families (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US775998A (en) * 1904-02-08 1904-11-29 Charles G Streich Lumber-wagon.
JPS62154915A (ja) * 1985-12-27 1987-07-09 Hitachi Comput Eng Corp Ltd 半導体集積回路装置
JP2540643B2 (ja) 1990-03-09 1996-10-09 富士通株式会社 Ｒａｍの非同期デ―タアクセス方式
JPH05342085A (ja) * 1992-06-09 1993-12-24 Mitsubishi Electric Corp メモリアクセス制御回路
JP3284281B2 (ja) * 1993-03-12 2002-05-20 株式会社日立製作所 半導体記憶装置
US5615376A (en) * 1994-08-03 1997-03-25 Neomagic Corp. Clock management for power reduction in a video display sub-system
JPH08221315A (ja) * 1995-02-15 1996-08-30 Hitachi Ltd 情報処理装置
US6209071B1 (en) 1996-05-07 2001-03-27 Rambus Inc. Asynchronous request/synchronous data dynamic random access memory
JP2935694B2 (ja) * 1997-04-25 1999-08-16 松下電器産業株式会社 半導体集積回路およびシステム、並びにクロック信号とデータ信号との間のスキューを低減する方法
US6396887B1 (en) 1997-10-10 2002-05-28 Rambus Incorporated Apparatus and method for generating a distributed clock signal using gear ratio techniques
WO1999046687A1 (fr) 1998-03-12 1999-09-16 Hitachi, Ltd. Emetteur de donnees
JP2000003589A (ja) 1998-06-12 2000-01-07 Mitsubishi Electric Corp 同期型半導体記憶装置
JP3880206B2 (ja) * 1998-07-16 2007-02-14 富士通株式会社 集積回路装置
JP3868126B2 (ja) 1998-09-17 2007-01-17 富士通株式会社 集積回路装置
MY122426A (en) 1998-10-29 2006-04-29 Matsushita Electric Ind Co Ltd Memory controller for controlling an integrated memory undergoing logical state transitions
KR100301809B1 (ko) 1998-11-24 2001-09-06 김영환 데이터 입출력 버퍼 제어회로_
WO2000036512A1 (fr) 1998-12-15 2000-06-22 Matsushita Electric Industrial Co., Ltd. Procede de reglage de phase de synchronisation, circuit integre et procede d'elaboration associes
JP2000187612A (ja) * 1998-12-22 2000-07-04 Nkk Corp データフェッチタイミング切り替え回路
JP3266127B2 (ja) 1999-01-25 2002-03-18 日本電気株式会社 同期式半導体記憶装置
WO2000074402A1 (fr) * 1999-05-28 2000-12-07 Afx Technology Group International, Inc. Reseau d'emetteurs-recepteurs radio utilisant une gestion des message de donnees noeud a noeud
US6388480B1 (en) 1999-08-30 2002-05-14 Micron Technology, Inc. Method and apparatus for reducing the lock time of DLL
JP4707204B2 (ja) * 1999-10-08 2011-06-22 富士通セミコンダクター株式会社 半導体記憶装置
US6910146B2 (en) 1999-12-31 2005-06-21 Intel Corporation Method and apparatus for improving timing margin in an integrated circuit as determined from recorded pass/fail indications for relative phase settings
US6581165B1 (en) 2000-01-14 2003-06-17 Applied Micro Circuits Corporation System for asynchronously transferring timed data using first and second clock signals for reading and writing respectively when both clock signals maintaining predetermined phase offset
JP2002007201A (ja) * 2000-06-21 2002-01-11 Nec Corp メモリシステム、メモリインターフェース及びメモリチップ
US6898683B2 (en) * 2000-12-19 2005-05-24 Fujitsu Limited Clock synchronized dynamic memory and clock synchronized integrated circuit
US6973151B2 (en) * 2001-02-15 2005-12-06 Intel Corporation Dynamic phase aligning interface
JP4817510B2 (ja) * 2001-02-23 2011-11-16 キヤノン株式会社 メモリコントローラ及びメモリ制御装置
JP2002298580A (ja) * 2001-03-28 2002-10-11 Mitsubishi Electric Corp 半導体記憶装置
JP4727073B2 (ja) * 2001-07-09 2011-07-20 富士通セミコンダクター株式会社 半導体メモリ
JP2003050739A (ja) * 2001-08-06 2003-02-21 Matsushita Electric Ind Co Ltd メモリ制御装置
JP3732128B2 (ja) 2001-08-13 2006-01-05 シャープ株式会社 メモリ制御装置
JP3861650B2 (ja) * 2001-10-11 2006-12-20 富士ゼロックス株式会社 インターフェース回路
EP1865648B1 (fr) * 2001-10-22 2012-12-05 Rambus Inc. Appareil et procédé de réglage de phase pour système de signalement à dispositif de mémoire
EP1446910B1 (fr) * 2001-10-22 2010-08-11 Rambus Inc. Appareil et procede de reglage de phase pour systeme de signalement a dispositif de memoire
US6496043B1 (en) 2001-12-13 2002-12-17 Lsi Logic Corporation Method and apparatus for measuring the phase of captured read data
JP4104886B2 (ja) 2002-03-20 2008-06-18 株式会社ルネサステクノロジ 半導体装置
US7103730B2 (en) 2002-04-09 2006-09-05 Intel Corporation Method, system, and apparatus for reducing power consumption of a memory
US6897699B1 (en) * 2002-07-19 2005-05-24 Rambus Inc. Clock distribution network with process, supply-voltage, and temperature compensation
JP4222803B2 (ja) 2002-09-11 2009-02-12 Ｎｅｃエレクトロニクス株式会社 データ処理装置およびデータ処理回路
US7198197B2 (en) * 2002-11-05 2007-04-03 Rambus, Inc. Method and apparatus for data acquisition
US6815977B2 (en) * 2002-12-23 2004-11-09 Intel Corporation Scan cell systems and methods
US6836166B2 (en) * 2003-01-08 2004-12-28 Micron Technology, Inc. Method and system for delay control in synchronization circuits
JP4140054B2 (ja) 2003-01-22 2008-08-27 日本電気株式会社 半導体集積回路
US7486718B2 (en) * 2003-08-04 2009-02-03 Marvell International Ltd. Architectures, circuits, systems and methods for reducing latency in data communications
JP4526841B2 (ja) * 2004-03-09 2010-08-18 ルネサスエレクトロニクス株式会社 メモリ制御装置およびこれを備えたデータ処理システム
US7298188B2 (en) 2004-04-30 2007-11-20 Fujitsu Limited Timing adjustment circuit and memory controller
US7535958B2 (en) * 2004-06-14 2009-05-19 Rambus, Inc. Hybrid wired and wireless chip-to-chip communications
US7065001B2 (en) * 2004-08-04 2006-06-20 Micron Technology, Inc. Method and apparatus for initialization of read latency tracking circuit in high-speed DRAM
JP2006099569A (ja) * 2004-09-30 2006-04-13 Kyocera Mita Corp メモリインタフェース回路及びクロック制御方法
EP1705815B1 (fr) 2005-03-22 2011-08-24 Infineon Technologies AG Dispositif numérique de commutation d'horloge
JP4623507B2 (ja) * 2005-04-18 2011-02-02 ルネサスエレクトロニクス株式会社 通信用半導体集積回路および携帯通信端末
DE102005019041B4 (de) * 2005-04-23 2009-04-16 Qimonda Ag Halbleiterspeicher und Verfahren zur Anpassung der Phasenbeziehung zwischen einem Taktsignal und Strobe-Signal bei der Übernahme von zu übertragenden Schreibdaten
JP4763360B2 (ja) 2005-06-30 2011-08-31 アラクサラネットワークス株式会社 半導体装置
KR20070030691A (ko) * 2005-09-13 2007-03-16 가부시끼가이샤 르네사스 테크놀로지 반도체 집적회로 장치
JP4795032B2 (ja) 2006-01-30 2011-10-19 エルピーダメモリ株式会社 タイミング調整回路及び半導体装置
JP2007243735A (ja) * 2006-03-09 2007-09-20 Elpida Memory Inc Ｄｌｌ回路及びそれを備えた半導体装置
US8121237B2 (en) 2006-03-16 2012-02-21 Rambus Inc. Signaling system with adaptive timing calibration
JP4878215B2 (ja) * 2006-05-26 2012-02-15 ルネサスエレクトロニクス株式会社 インタフェース回路及びメモリ制御装置
CN101490562B (zh) 2006-07-10 2012-12-19 株式会社日立高新技术 液体输送设备
JP4447583B2 (ja) * 2006-07-24 2010-04-07 富士通マイクロエレクトロニクス株式会社 半導体装置
KR100805698B1 (ko) * 2006-08-31 2008-02-21 주식회사 하이닉스반도체 반도체 메모리 장치
US7423456B2 (en) 2006-12-01 2008-09-09 Micron Technology, Inc. Fast response time, low power phase detector circuits, devices and systems incorporating the same, and associated methods
US8185771B2 (en) 2006-12-20 2012-05-22 Nxp B.V. Clock generation for memory access without a local oscillator
CN101681670B (zh) * 2007-04-19 2014-02-05 拉姆伯斯公司 存储器系统中的时钟同步
US7545190B2 (en) 2007-05-01 2009-06-09 Advanced Micro Devices, Inc. Parallel multiplexing duty cycle adjustment circuit with programmable range control
US7890788B2 (en) * 2007-07-09 2011-02-15 John Yin Clock data recovery and synchronization in interconnected devices
JP5188119B2 (ja) * 2007-07-30 2013-04-24 キヤノン株式会社 メモリコントローラ
JP4955484B2 (ja) 2007-08-24 2012-06-20 ルネサスエレクトロニクス株式会社 回路設計装置、回路設計方法、及び、回路設計プログラム
US8793525B2 (en) * 2007-10-22 2014-07-29 Rambus Inc. Low-power source-synchronous signaling
JP5614791B2 (ja) * 2008-02-28 2014-10-29 日本電気株式会社 伝送方法、伝送回路及び伝送システム
JP5174493B2 (ja) * 2008-03-06 2013-04-03 株式会社日立製作所 半導体集積回路装置及びアイ開口マージン評価方法
KR101499176B1 (ko) * 2008-04-08 2015-03-06 삼성전자주식회사 클럭 신호의 위상 튜닝 방법 및 그 장치
JP5456275B2 (ja) 2008-05-16 2014-03-26 ピーエスフォー ルクスコ エスエイアールエル カウンタ回路、レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム
JP2012515376A (ja) * 2009-01-12 2012-07-05 ラムバス・インコーポレーテッド クロック転送低電力シグナリングシステム
US9882661B1 (en) * 2016-12-22 2018-01-30 Intel IP Corporation Closed loop calibration by frequency separation

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010028599A1 (en) * 2000-03-30 2001-10-11 Fujitsu Limited Semiconductor memory device outputting data according to a first internal clock signal and a second internal clock signal
US20070133312A1 (en) * 2000-05-10 2007-06-14 Micron Technology, Inc. Flash with consistent latency for read operations

Also Published As

Publication number Publication date
EP2370975A4 (fr) 2012-02-29
CN102257569A (zh) 2011-11-23
EP2351037A1 (fr) 2011-08-03
CN102257572A (zh) 2011-11-23
JP2012515376A (ja) 2012-07-05
EP3258386A1 (fr) 2017-12-20
EP2351037A4 (fr) 2011-12-28
EP2353058A4 (fr) 2014-04-09
US9043633B2 (en) 2015-05-26
US11556164B2 (en) 2023-01-17
US20110235763A1 (en) 2011-09-29
US10331193B2 (en) 2019-06-25
JP5627603B2 (ja) 2014-11-19
US9229523B2 (en) 2016-01-05
US20230244293A1 (en) 2023-08-03
CN102257569B (zh) 2014-10-22
US8432768B2 (en) 2013-04-30
WO2010080175A1 (fr) 2010-07-15
US10901485B2 (en) 2021-01-26
US8737162B2 (en) 2014-05-27
JP2012515377A (ja) 2012-07-05
US20200012332A1 (en) 2020-01-09
US20110235764A1 (en) 2011-09-29
KR20110113736A (ko) 2011-10-18
WO2010080172A1 (fr) 2010-07-15
US8918667B2 (en) 2014-12-23
WO2010080174A1 (fr) 2010-07-15
CN102257571A (zh) 2011-11-23
EP3258386B1 (fr) 2019-05-01
US8918669B2 (en) 2014-12-23
KR20110113737A (ko) 2011-10-18
EP2353058A1 (fr) 2011-08-10
EP2356657A1 (fr) 2011-08-17
EP2370975B1 (fr) 2016-09-28
US20110239031A1 (en) 2011-09-29
WO2010080173A1 (fr) 2010-07-15
US20110239030A1 (en) 2011-09-29
EP2370975A1 (fr) 2011-10-05
US9753521B2 (en) 2017-09-05
EP2353058B1 (fr) 2017-06-14
US11960344B2 (en) 2024-04-16
WO2010080176A1 (fr) 2010-07-15
EP2356657A4 (fr) 2011-12-07
US20160147281A1 (en) 2016-05-26
US20150227188A1 (en) 2015-08-13
US20210232203A1 (en) 2021-07-29
JP2015038802A (ja) 2015-02-26
KR20110113738A (ko) 2011-10-18
US20150074437A1 (en) 2015-03-12
US20110235459A1 (en) 2011-09-29
US20180067538A1 (en) 2018-03-08
JP5855726B2 (ja) 2016-02-09
JP2012515408A (ja) 2012-07-05

Similar Documents

Publication Publication Date Title
US11960344B2 (en) Memory controller with looped-back calibration data receiver
US9110596B2 (en) Fast-wake memory

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20170307

Year of fee payment: 4

FPAY Annual fee payment

Payment date: 20180228

Year of fee payment: 5

FPAY Annual fee payment

Payment date: 20190227

Year of fee payment: 6

FPAY Annual fee payment

Payment date: 20200227

Year of fee payment: 7