CN101814484B - 芯片封装体及其制作方法 - Google Patents

芯片封装体及其制作方法 Download PDF

Info

Publication number
CN101814484B
CN101814484B CN2009101713429A CN200910171342A CN101814484B CN 101814484 B CN101814484 B CN 101814484B CN 2009101713429 A CN2009101713429 A CN 2009101713429A CN 200910171342 A CN200910171342 A CN 200910171342A CN 101814484 B CN101814484 B CN 101814484B
Authority
CN
China
Prior art keywords
chip
shielding layer
packing
substrate
ground hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009101713429A
Other languages
English (en)
Other versions
CN101814484A (zh
Inventor
殷荣孝
金德万
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Publication of CN101814484A publication Critical patent/CN101814484A/zh
Application granted granted Critical
Publication of CN101814484B publication Critical patent/CN101814484B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Abstract

本发明提供了一种芯片封装体及其制作方法,包括一积层基板、至少一芯片、一第一遮蔽层、一封装胶体以及一第二遮蔽层。积层基板上具有多个接点。芯片配置于积层基板上。第一遮蔽层配置于积层基板上,且暴露出接点与芯片。封装胶体至少覆盖芯片、接点、部份第一遮蔽层与部份积层基板。第二遮蔽层配置于封装胶体上且覆盖封装胶体。

Description

芯片封装体及其制作方法
技术领域
本发明涉及一种半导体装置,且特别是有关于一种芯片封装体及其制作方法。 
背景技术
对于大多数的电子装置或封装体而言,电磁干扰(electromagnetic interference,EMI)是一种共同但却不受欢迎的干扰,其中所谓的干扰也许是中断、阻碍、降低或限制电子装置或整体电路的效能表现。 
因此,在高频装置的封装体需求不断的提高的情况之下,更好的电磁干扰屏蔽效能也被提升。在现有技术中,通常是利用额外屏蔽板或接地板,来作为提升电子装置或封装体的电磁干扰屏蔽的效能,但此却会导致电子装置或封装体的厚度过厚且制程费用也较高。 
发明内容
本发明提供一种芯片封装体的制作方法,可简化制程。 
本发明提供一种具有提升电磁干扰屏蔽效能的芯片封装体。 
本发明提出一种芯片封装体,其包括一积层基板、至少一芯片、一第一遮蔽层、一封装胶体以及一第二遮蔽层。积层基板上具有多个接点与至少一接地孔。芯片配置于积层基板上。第一遮蔽层覆盖于积层基板的上表面与该接地孔,且具有多个第一开口和至少一第二开口,所述多个第一开口暴露出接点,该第二开口暴露出该芯片。封装胶体至少覆盖芯片、接点、部份第一遮蔽层与部份积层基板。第二遮蔽层配置于封装胶体上且覆盖封装胶体并电性连接至该接地孔。 
在本发明的一实施例中,上述的第一遮蔽层的材质与第二遮蔽层的材质都包括 焊料,且第一遮蔽层的材质与第二遮蔽层的材质可为相同材质,也可为不同材质。 
在本发明的一实施例中,上述的芯片用过多条焊线或多个凸块而电性连接至芯片封装体的基板。 
本发明提供一种芯片封装体的制作方法。首先,提供一基板。基板上具有多个接点、至少一接地孔与一芯片贴附区域。接着,形成一第一遮蔽层覆盖于基板的一上表面上与该接地孔,其中第一遮蔽层具有多个第一开口和至少一第二开口,所述多个第一开口暴露出接点,该第二开口暴露出该芯片贴附区域。配置至少一芯片于基板的芯片贴附区域上,其中芯片电性连接至基板。之后,形成一封装胶体于基板上,以包覆芯片、这些接点与至少一部份第一遮蔽层。最后,形成一第二遮蔽层于封装胶体上并电性连接至该接地孔。 
在本发明的一实施例中,上述的形成第一遮蔽层的方法包括网版印刷法(screen printing),形成第二遮蔽层的方法包括网版印刷或电镀法(printing)。 
基于上述,第一遮蔽层配置于基板上的作用可视为芯片封装体底部防电磁辐射的电磁干扰屏蔽。在本发明的芯片封装体不需要额外金属板,只需通过第一遮蔽层与第二遮蔽层即可达到完整的电磁干扰屏蔽的效果。因此,第一遮蔽层与第二遮蔽层可提高芯片封装体的电磁干扰屏蔽效果,使芯片封装体具有较佳的电磁干扰屏蔽效能。 
为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合 
附图说明
附图作详细说明如下。 
图1为本发明的一实施例的一种芯片封装体的剖面示意图; 
图2A至图2E为本发明的一实施例的一种芯片封装体的制作方法; 
图3为本发明的另一实施例的一种芯片封装体的剖面示意图。 
附图中主要元件符号说明: 
100、300-芯片封装体;102、302-基板; 
102a-上表面;        104、304-芯片; 
105、305-接地孔;           106、306-接点; 
108-芯片座;                110、310-第一遮蔽层; 
112-第一开口;              114-第二开口; 
120-焊线;                  130、330-封装胶体; 
140、340-第二遮蔽层;       320-凸块。 
具体实施方式
图1为本发明的一实施例的一种芯片封装体的剖面示意图。请参考图1,在本实施例中,芯片封装体100包括一基板102、至少一芯片104、多个接点106、一第一遮蔽层110、多条焊线120、一封装胶体130以及一第二遮蔽层140。基板102可为一积层基板,例如是一两层积层的印刷电路板基板。芯片104可为一半导体芯片,例如是一射频(Radio-Frequency,RF)芯片。接点106的材质可以是铜、铝或铜铝合金。第一遮蔽层110与第二遮蔽层140的材质都可以包括一焊料(solder material),且第一遮蔽层110与第二遮蔽层140的材质可以相同也可以不同。接点106配置于基板102的上表面且环绕芯片座108。第一遮蔽层110配置于基板102的上表面,且暴露出接点106与芯片座108。芯片104配置于芯片座108上,且通过焊线120电性连接至基板102的接点106。封装胶体130包覆芯片104、接点106、焊线120、部份基板102与部份第一遮蔽层110。此外,第二遮蔽层140配置于封装胶体130上,且覆盖封装胶体130的四个侧壁与上表面。另外,第二遮蔽层140覆盖基板102的一接地孔105,且第二遮蔽层140电性连接至接地孔105而接地。在此必须注意的是,如果封装胶体130完全地覆盖芯片104与基板102,则第一遮蔽层110覆盖接地孔105而接地。 
在本实施例的芯片封装体100中,第一遮蔽层110配置于基板102上的作用可视为一电磁干扰屏蔽(EMI shield),特别是保护芯片封装体100免于底部辐射源的电磁干扰辐射。因此,相比较于现有的芯片封装体而言,本实 施例的芯片封装体100不需要包含一额外金属板,且可以提供一厚度较薄的封装体。 
第一遮蔽层110与第二遮蔽层140可提升芯片封装体100电磁干扰屏蔽的效能。特别是,第一遮蔽层110覆盖基板102的上表面,可帮助芯片封装体100的底部免于电磁干扰辐射。第二遮蔽层140覆盖芯片封装体100的上部份(即封装胶体130的暴露表面)且第一遮蔽层110保护芯片封装体100的底部免受电磁干扰辐射,可有效加强芯片封装体100的电磁干扰屏蔽效能。 
在本实施例中,封装胶体130的边缘可与接点106的边缘或接地孔105的边缘对齐。此外,本实施例的芯片封装体100还包括多个位于基板102的背表面的凸块(未示出),其可作为与外界电性连接的接点。理论上,芯片封装体100可以是一堆叠式的上封装或封装结构的封装体或一部份系统级封装(system-in-package)结构。另外,在本实施例中,除了有源器件之外,芯片封装体100还包括无源器件,例如是电阻、电容与电感。 
图2A至图2E为本发明的一实施例的一种芯片封装体的制作方法。在此必须说明的是,为了方便说明起见,图2A至图2B示出上视图,而2C至图2E示出剖面示意图。请先参考图2A,依照本实施例的芯片封装体的制作方法,首先,提供一基板102,其中基板102上具有至少一芯片座108与多个接点106。这些接点106环绕芯片座108配置。 
接着,请参考图2B,形成一第一遮蔽层110于基板102的一上表面102a上。第一遮蔽层110的材质可以是一焊料。形成第一遮蔽层110的方法可以是网版印刷法。第一遮蔽层110的多个第一开口112暴露出底部相对应的接点106,同时第一遮蔽层110的一第二开口114暴露出芯片座108。一般来说,开口的尺寸大于其所对应暴露出的元件,可以防止发生短路的可能性。换言之,第一遮蔽层110应该完全地隔开接点106以防止发生短路。此外,在其他实施例中,第二开口114的尺寸可能大约等于芯片座108的尺寸。 
请参考图2C,至少一芯片104配置于基板102的芯片座108上。接着, 形成多条焊线120于基板102与芯片104之间,使芯片104通过焊线120电性连接至基板102的接点106。 
请参考图2D,通过一封装胶体130而完成一封胶制程,其中封装胶体130配置于基板102上且包覆芯片104、接点106与至少一部份的第一遮蔽层110。 
请参考图2E,形成一第二遮蔽层140于封装胶体130的暴露表面上。第二遮蔽层140的材质可以是一焊料。形成第二遮蔽层140的方法可以是网版印刷或电镀法。在形成封装胶体130之后与形成第二遮蔽层140之前,可任意地进行一半切割制程(a half cutting process)。 
最后,进行一单体化制程(singulation process)以形成多个独立的芯片封装体100。 
在本实施例中,芯片封装体100的芯片104是通过打线接合技术而电性连接至基板102上的。当然,在其他实施例中,芯片封装体100也可包括一芯片104通过倒装接合技术而电性连接至基板102上。请参考图3,图3的芯片封装体300与图2E的芯片封装体100相似,其不同之处在于:芯片封装体300包括一芯片304,且此芯片304通过多个位于芯片304与接点306之间的凸块320,而电性连接至基板302的接点306。第一遮蔽层310配置于基板302的上表面且暴露出倒装区域(flip-chip area)。也就是说,第一遮蔽层310完全隔离倒装区域的周围,以防止第一遮蔽层310与接点306或凸块320发生短路。 
封装胶体330包覆芯片304、接点306、凸块320、部份基板302与第一遮蔽层310。此外,第二遮蔽层340配置于封装胶体330上,且覆盖封装胶体330的四个侧表面与上表面。另外,第二遮蔽层340覆盖基板302的多个接地孔305,且第二遮蔽层340电性连接至接地孔305而接地。在此必须注意的是,如果封装胶体330完全包覆芯片304与基板302,则第一遮蔽层310会覆盖接地孔305而接地。 
综上所述,由于第一遮蔽层与第二遮蔽层可有效地遮蔽外界电磁干扰辐射,因此可提高本发明的芯片封装体的电磁干扰屏蔽的效能。本发明的芯片封装体的制作方法,是改用一没有额外接底板的薄化基层基板,使芯片封装体的厚度与体积可以更为小型化。因此,这样的设计适合具有高频装置的封装,特别是一射频装置。 
最后应说明的是:以上实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的精神和范围。 

Claims (11)

1.一种芯片封装体,包括:
一积层基板,该积层基板上具有多个接点与至少一接地孔;
至少一芯片,配置于该积层基板上;
一第一遮蔽层,覆盖于该积层基板的上表面与该接地孔,且具有多个第一开口和至少一第二开口,所述多个第一开口暴露出所述多个接点,该第二开口暴露出该芯片;
一封装胶体,至少包覆该芯片、所述多个接点、部份该第一遮蔽层与部份该积层基板;以及
一第二遮蔽层,配置于该封装胶体上且覆盖该封装胶体并电性连接至该接地孔。
2.根据权利要求1所述的芯片封装体,其中所述多个第一开口的尺寸大于其所对应暴露出的所述多个接点的尺寸。
3.根据权利要求1所述的芯片封装体,其中该芯片配置于该积层基板的一芯片座上,且该芯片通过多条焊线电性连接至所述多个接点。
4.根据权利要求1所述的芯片封装体,其中该芯片通过多个配置于该芯片下方的凸块而电性连接至所述多个接点。
5.根据权利要求3所述的芯片封装体,其中该第二开口的尺寸不小于该芯片座的尺寸。
6.根据权利要求4所述的芯片封装体,其中该第二开口的尺寸大于一排列所述多个凸块区域的尺寸。
7.根据权利要求1所述的芯片封装体,其中该第二遮蔽层电性连接至该积层基板的至少一接地孔。
8.一种芯片封装体的制作方法,包括:
提供一基板,该基板上具有多个接点、至少一接地孔与一芯片贴附区域;
形成一第一遮蔽层覆盖于该基板的一上表面上与该接地孔,其中该第一遮蔽层具有多个第一开口和至少一第二开口,所述多个第一开口暴露出该接点,该第二开口暴露出该芯片贴附区域;
配置至少一芯片于该基板的该芯片贴附区域上,其中该芯片电性连接至该基板;
形成一封装胶体于该基板上,以包覆该芯片、所述多个接点与至少一部份该第一遮蔽层;以及
形成一第二遮蔽层于该封装胶体上并电性连接至该接地孔。
9.根据权利要求8所述的芯片封装体的制作方法,其中形成该第一遮蔽层的方法包括网版印刷法。
10.根据权利要求8所述的芯片封装体的制作方法,其中形成该第二遮蔽层的方法包括网版印刷或电镀法。
11.根据权利要求8所述的芯片封装体的制作方法,其中形成该第二遮蔽层以覆盖该封装胶体的一暴露表面与该基板上的至少一接地孔。
CN2009101713429A 2009-02-19 2009-08-27 芯片封装体及其制作方法 Active CN101814484B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/388,761 US8110902B2 (en) 2009-02-19 2009-02-19 Chip package and manufacturing method thereof
US12/388,761 2009-02-19

Publications (2)

Publication Number Publication Date
CN101814484A CN101814484A (zh) 2010-08-25
CN101814484B true CN101814484B (zh) 2012-06-27

Family

ID=42559180

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009101713429A Active CN101814484B (zh) 2009-02-19 2009-08-27 芯片封装体及其制作方法

Country Status (3)

Country Link
US (1) US8110902B2 (zh)
CN (1) CN101814484B (zh)
TW (1) TWI471985B (zh)

Families Citing this family (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8959762B2 (en) * 2005-08-08 2015-02-24 Rf Micro Devices, Inc. Method of manufacturing an electronic module
US7989928B2 (en) 2008-02-05 2011-08-02 Advanced Semiconductor Engineering Inc. Semiconductor device packages with electromagnetic interference shielding
US8212339B2 (en) * 2008-02-05 2012-07-03 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8022511B2 (en) 2008-02-05 2011-09-20 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8350367B2 (en) 2008-02-05 2013-01-08 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
JPWO2009144960A1 (ja) * 2008-05-30 2011-10-06 三洋電機株式会社 半導体モジュール、半導体モジュールの製造方法および携帯機器
US8410584B2 (en) * 2008-08-08 2013-04-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20100110656A1 (en) 2008-10-31 2010-05-06 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US20100207257A1 (en) * 2009-02-17 2010-08-19 Advanced Semiconductor Engineering, Inc. Semiconductor package and manufacturing method thereof
US8212340B2 (en) 2009-07-13 2012-07-03 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
TWI393239B (zh) * 2009-10-16 2013-04-11 Advanced Semiconductor Eng 具有內屏蔽體之封裝結構及其製造方法
US8030750B2 (en) 2009-11-19 2011-10-04 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8378466B2 (en) 2009-11-19 2013-02-19 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with electromagnetic interference shielding
US8368185B2 (en) 2009-11-19 2013-02-05 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
TWI497679B (zh) * 2009-11-27 2015-08-21 Advanced Semiconductor Eng 半導體封裝件及其製造方法
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
TWI489610B (zh) 2010-01-18 2015-06-21 矽品精密工業股份有限公司 具電磁遮蔽之封裝結構之製法
TWI411075B (zh) 2010-03-22 2013-10-01 Advanced Semiconductor Eng 半導體封裝件及其製造方法
TWI540698B (zh) 2010-08-02 2016-07-01 日月光半導體製造股份有限公司 半導體封裝件與其製造方法
US9007273B2 (en) 2010-09-09 2015-04-14 Advances Semiconductor Engineering, Inc. Semiconductor package integrated with conformal shield and antenna
US8227903B2 (en) * 2010-09-15 2012-07-24 Stats Chippac Ltd Integrated circuit packaging system with encapsulant containment and method of manufacture thereof
KR101288284B1 (ko) * 2010-10-27 2013-07-26 삼성전기주식회사 반도체 패키지 제조 방법
TWI452665B (zh) * 2010-11-26 2014-09-11 矽品精密工業股份有限公司 具防靜電破壞及防電磁波干擾之封裝件及其製法
US8654537B2 (en) * 2010-12-01 2014-02-18 Apple Inc. Printed circuit board with integral radio-frequency shields
KR101711045B1 (ko) 2010-12-02 2017-03-02 삼성전자 주식회사 적층 패키지 구조물
US8279625B2 (en) 2010-12-14 2012-10-02 Apple Inc. Printed circuit board radio-frequency shielding structures
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
TWI525782B (zh) * 2011-01-05 2016-03-11 矽品精密工業股份有限公司 半導體封裝件及其製法
JP5365647B2 (ja) * 2011-02-09 2013-12-11 株式会社村田製作所 高周波モジュールの製造方法および高周波モジュール
TWM409527U (en) * 2011-02-23 2011-08-11 Azurewave Technologies Inc Forming integrated circuit module
US8835226B2 (en) 2011-02-25 2014-09-16 Rf Micro Devices, Inc. Connection using conductive vias
US9627230B2 (en) 2011-02-28 2017-04-18 Qorvo Us, Inc. Methods of forming a microshield on standard QFN package
US9179538B2 (en) 2011-06-09 2015-11-03 Apple Inc. Electromagnetic shielding structures for selectively shielding components on a substrate
CN103137595A (zh) * 2011-11-25 2013-06-05 亚旭电子科技(江苏)有限公司 系统级封装模块件及其制造方法
US8541883B2 (en) 2011-11-29 2013-09-24 Advanced Semiconductor Engineering, Inc. Semiconductor device having shielded conductive vias
TWI474462B (zh) * 2011-12-16 2015-02-21 矽品精密工業股份有限公司 半導體封裝件及其製法
US9030841B2 (en) * 2012-02-23 2015-05-12 Apple Inc. Low profile, space efficient circuit shields
US8937376B2 (en) 2012-04-16 2015-01-20 Advanced Semiconductor Engineering, Inc. Semiconductor packages with heat dissipation structures and related methods
US9947606B2 (en) 2012-04-26 2018-04-17 Sandisk Information Technology (Shanghai) Co., Ltd. Semiconductor device including electromagnetic absorption and shielding
US8786060B2 (en) 2012-05-04 2014-07-22 Advanced Semiconductor Engineering, Inc. Semiconductor package integrated with conformal shield and antenna
US8704341B2 (en) 2012-05-15 2014-04-22 Advanced Semiconductor Engineering, Inc. Semiconductor packages with thermal dissipation structures and EMI shielding
TW201351599A (zh) * 2012-06-04 2013-12-16 矽品精密工業股份有限公司 半導體封裝件及其製法
US8653634B2 (en) 2012-06-11 2014-02-18 Advanced Semiconductor Engineering, Inc. EMI-shielded semiconductor devices and methods of making
US9153542B2 (en) 2012-08-01 2015-10-06 Advanced Semiconductor Engineering, Inc. Semiconductor package having an antenna and manufacturing method thereof
CN102969303A (zh) * 2012-10-26 2013-03-13 日月光半导体制造股份有限公司 半导体封装结构及其制造方法
US9978688B2 (en) 2013-02-28 2018-05-22 Advanced Semiconductor Engineering, Inc. Semiconductor package having a waveguide antenna and manufacturing method thereof
US9837701B2 (en) 2013-03-04 2017-12-05 Advanced Semiconductor Engineering, Inc. Semiconductor package including antenna substrate and manufacturing method thereof
US9129954B2 (en) 2013-03-07 2015-09-08 Advanced Semiconductor Engineering, Inc. Semiconductor package including antenna layer and manufacturing method thereof
US9685350B2 (en) 2013-03-08 2017-06-20 STATS ChipPAC, Pte. Ltd. Semiconductor device and method of forming embedded conductive layer for power/ground planes in Fo-eWLB
US9172131B2 (en) 2013-03-15 2015-10-27 Advanced Semiconductor Engineering, Inc. Semiconductor structure having aperture antenna
US9788466B2 (en) 2013-04-16 2017-10-10 Skyworks Solutions, Inc. Apparatus and methods related to ground paths implemented with surface mount devices
US9807890B2 (en) 2013-05-31 2017-10-31 Qorvo Us, Inc. Electronic modules having grounded electromagnetic shields
CN103400825B (zh) 2013-07-31 2016-05-18 日月光半导体制造股份有限公司 半导体封装件及其制造方法
JP2015056606A (ja) * 2013-09-13 2015-03-23 株式会社東芝 半導体装置
TW201513275A (zh) * 2013-09-17 2015-04-01 Chipmos Technologies Inc 晶片封裝結構及其製作方法
CN103589631B (zh) * 2013-11-19 2015-04-22 苏州晶方半导体科技股份有限公司 生物芯片封装结构及其封装方法
US10586771B2 (en) * 2013-12-16 2020-03-10 Utac Headquarters Pte, Ltd Conductive shield for semiconductor package
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
TWI594390B (zh) * 2014-05-16 2017-08-01 矽品精密工業股份有限公司 半導體封裝件及其製法
KR101616625B1 (ko) * 2014-07-30 2016-04-28 삼성전기주식회사 반도체 패키지 및 그 제조방법
US9826630B2 (en) * 2014-09-04 2017-11-21 Nxp Usa, Inc. Fan-out wafer level packages having preformed embedded ground plane connections and methods for the fabrication thereof
US9673150B2 (en) 2014-12-16 2017-06-06 Nxp Usa, Inc. EMI/RFI shielding for semiconductor device packages
US10242957B2 (en) * 2015-02-27 2019-03-26 Qualcomm Incorporated Compartment shielding in flip-chip (FC) module
KR102354370B1 (ko) 2015-04-29 2022-01-21 삼성전자주식회사 쉴딩 구조물을 포함하는 자기 저항 칩 패키지
US10269686B1 (en) 2015-05-27 2019-04-23 UTAC Headquarters PTE, LTD. Method of improving adhesion between molding compounds and an apparatus thereof
US10141268B2 (en) 2015-10-30 2018-11-27 Avago Technologies International Sales Pte. Limited Circuit package with internal and external shielding
US20170179041A1 (en) * 2015-12-22 2017-06-22 Intel Corporation Semiconductor package with trenched molding-based electromagnetic interference shielding
US9685413B1 (en) * 2016-04-01 2017-06-20 Intel Corporation Semiconductor package having an EMI shielding layer
TWI632662B (zh) * 2016-04-22 2018-08-11 矽品精密工業股份有限公司 電子封裝件及其製法
CN106340506A (zh) * 2016-10-20 2017-01-18 江苏长电科技股份有限公司 一种半导体封装结构及其制作方法
US10352969B2 (en) * 2016-11-29 2019-07-16 Allegro Microsystems, Llc Systems and methods for integrated shielding in a current sensor
CN106816432A (zh) * 2016-12-22 2017-06-09 创智能科技股份有限公司 具有抗静电结构的封装结构
KR102639101B1 (ko) 2017-02-24 2024-02-22 에스케이하이닉스 주식회사 전자기간섭 차폐 구조를 갖는 반도체 패키지
US10431870B2 (en) * 2017-04-10 2019-10-01 City University Of Hong Kong Chip-and-package distributed antenna
US10978406B2 (en) 2017-07-13 2021-04-13 Mediatek Inc. Semiconductor package including EMI shielding structure and method for forming the same
CN107481997A (zh) * 2017-09-05 2017-12-15 中国电子科技集团公司第二十九研究所 一种双层堆叠气密封装结构及方法
US11127689B2 (en) 2018-06-01 2021-09-21 Qorvo Us, Inc. Segmented shielding using wirebonds
US11219144B2 (en) 2018-06-28 2022-01-04 Qorvo Us, Inc. Electromagnetic shields for sub-modules
US11038267B2 (en) * 2018-07-31 2021-06-15 Skyworks Solutions, Inc. Apparatus and methods for electromagnetic shielding using an outer cobalt layer
US11114363B2 (en) 2018-12-20 2021-09-07 Qorvo Us, Inc. Electronic package arrangements and related methods
CN109755185A (zh) * 2019-01-03 2019-05-14 长江存储科技有限责任公司 封装体结构及半导体器件的封装方法
CN110010507A (zh) * 2019-04-04 2019-07-12 中电海康无锡科技有限公司 Sip模块分区电磁屏蔽封装方法
US10971455B2 (en) * 2019-05-01 2021-04-06 Qualcomm Incorporated Ground shield plane for ball grid array (BGA) package
US11515282B2 (en) 2019-05-21 2022-11-29 Qorvo Us, Inc. Electromagnetic shields with bonding wires for sub-modules
KR102633190B1 (ko) * 2019-05-28 2024-02-05 삼성전자주식회사 반도체 패키지 및 그 제조 방법
CN111987003B (zh) * 2020-08-26 2022-04-01 中国电子科技集团公司第十三研究所 实现GaAs芯片电磁屏蔽功能的封装的方法及GaAs芯片

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1774804A (zh) * 2003-04-15 2006-05-17 波零公司 用于电子元件封装的emi屏蔽
CN101276805A (zh) * 2007-06-15 2008-10-01 日月光半导体制造股份有限公司 具电磁干扰屏蔽功能的半导体封装构造及其制造方法

Family Cites Families (135)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1439460A1 (de) 1964-10-19 1968-12-12 Siemens Ag Elektrisches Bauelement,insbesondere Halbleiterbauelement,mit einer aus isolierendemStoff bestehenden Huelle
JPS59172253A (ja) 1983-03-18 1984-09-28 Mitsubishi Electric Corp 半導体装置
JPS59189142A (ja) 1983-04-12 1984-10-26 Ube Ind Ltd 導電性熱可塑性樹脂組成物
US4814205A (en) 1983-12-02 1989-03-21 Omi International Corporation Process for rejuvenation electroless nickel solution
US4821007A (en) 1987-02-06 1989-04-11 Tektronix, Inc. Strip line circuit component and method of manufacture
JPH0332045A (ja) * 1989-06-29 1991-02-12 Mitsubishi Electric Corp 集積回路パッケージ
FR2649530B1 (fr) * 1989-07-06 1994-04-29 Alsthom Gec Brin supraconducteur multifilamentaire
US5140745A (en) 1990-07-23 1992-08-25 Mckenzie Jr Joseph A Method for forming traces on side edges of printed circuit boards and devices formed thereby
US5557142A (en) 1991-02-04 1996-09-17 Motorola, Inc. Shielded semiconductor device package
US5166772A (en) 1991-02-22 1992-11-24 Motorola, Inc. Transfer molded semiconductor device package with integral shield
JP2616280B2 (ja) 1991-04-27 1997-06-04 株式会社村田製作所 発振器及びその製造方法
DE4340594C2 (de) 1992-12-01 1998-04-09 Murata Manufacturing Co Verfahren zur Herstellung und zum Einstellen der Charakteristik eines oberflächenmontierbaren chipförmigen LC-Filters
US5353498A (en) 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US5355016A (en) 1993-05-03 1994-10-11 Motorola, Inc. Shielded EPROM package
JPH06326218A (ja) * 1993-05-10 1994-11-25 Olympus Optical Co Ltd 半導体装置
FI117224B (fi) 1994-01-20 2006-07-31 Nec Tokin Corp Sähkömagneettinen häiriönpoistokappale, ja sitä soveltavat elektroninen laite ja hybridimikropiirielementti
US6455864B1 (en) 1994-04-01 2002-09-24 Maxwell Electronic Components Group, Inc. Methods and compositions for ionizing radiation shielding
US5639989A (en) 1994-04-19 1997-06-17 Motorola Inc. Shielded electronic component assembly and method for making the same
JP3541491B2 (ja) 1994-06-22 2004-07-14 セイコーエプソン株式会社 電子部品
US5677511A (en) 1995-03-20 1997-10-14 National Semiconductor Corporation Overmolded PC board with ESD protection and EMI suppression
US5600181A (en) 1995-05-24 1997-02-04 Lockheed Martin Corporation Hermetically sealed high density multi-chip package
DE29514398U1 (de) 1995-09-07 1995-10-19 Siemens Ag Abschirmung für Flachbaugruppen
US5847930A (en) 1995-10-13 1998-12-08 Hei, Inc. Edge terminals for electronic circuit modules
JP3432982B2 (ja) 1995-12-13 2003-08-04 沖電気工業株式会社 表面実装型半導体装置の製造方法
US5998867A (en) 1996-02-23 1999-12-07 Honeywell Inc. Radiation enhanced chip encapsulant
JP2938820B2 (ja) 1996-03-14 1999-08-25 ティーディーケイ株式会社 高周波モジュール
US5694300A (en) 1996-04-01 1997-12-02 Northrop Grumman Corporation Electromagnetically channelized microwave integrated circuit
JP2850860B2 (ja) 1996-06-24 1999-01-27 住友金属工業株式会社 電子部品の製造方法
US5776798A (en) 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US6150193A (en) 1996-10-31 2000-11-21 Amkor Technology, Inc. RF shielded device
JPH10284935A (ja) 1997-04-09 1998-10-23 Murata Mfg Co Ltd 電圧制御発振器およびその製造方法
US5895229A (en) 1997-05-19 1999-04-20 Motorola, Inc. Microelectronic package including a polymer encapsulated die, and method for forming same
JP3834426B2 (ja) 1997-09-02 2006-10-18 沖電気工業株式会社 半導体装置
US6566596B1 (en) 1997-12-29 2003-05-20 Intel Corporation Magnetic and electric shielding of on-board devices
US5977626A (en) 1998-08-12 1999-11-02 Industrial Technology Research Institute Thermally and electrically enhanced PBGA package
US6092281A (en) 1998-08-28 2000-07-25 Amkor Technology, Inc. Electromagnetic interference shield driver and method
US6194250B1 (en) 1998-09-14 2001-02-27 Motorola, Inc. Low-profile microelectronic package
JP3617368B2 (ja) 1999-04-02 2005-02-02 株式会社村田製作所 マザー基板および子基板ならびにその製造方法
US6376769B1 (en) 1999-05-18 2002-04-23 Amerasia International Technology, Inc. High-density electronic package, and method for making same
US6255143B1 (en) 1999-08-04 2001-07-03 St. Assembly Test Services Pte Ltd. Flip chip thermally enhanced ball grid array
FR2799883B1 (fr) 1999-10-15 2003-05-30 Thomson Csf Procede d'encapsulation de composants electroniques
US6261680B1 (en) 1999-12-07 2001-07-17 Hughes Electronics Corporation Electronic assembly with charge-dissipating transparent conformal coating
DE10002852A1 (de) 2000-01-24 2001-08-02 Infineon Technologies Ag Abschirmeinrichtung und elektrisches Bauteil mit einer Abschirmeinrichtung
US20010033478A1 (en) 2000-04-21 2001-10-25 Shielding For Electronics, Inc. EMI and RFI shielding for printed circuit boards
US6757181B1 (en) 2000-08-22 2004-06-29 Skyworks Solutions, Inc. Molded shield structures and method for their fabrication
US6448632B1 (en) 2000-08-28 2002-09-10 National Semiconductor Corporation Metal coated markings on integrated circuit devices
US6586822B1 (en) 2000-09-08 2003-07-01 Intel Corporation Integrated core microelectronic package
TW454321B (en) 2000-09-13 2001-09-11 Siliconware Precision Industries Co Ltd Semiconductor package with heat dissipation structure
CN2457740Y (zh) 2001-01-09 2001-10-31 台湾沛晶股份有限公司 集成电路晶片的构装
JP2002208651A (ja) * 2001-01-10 2002-07-26 Sumitomo Electric Ind Ltd 電子部品収納パッケージ用金属キャップおよびその製造方法
US20020093108A1 (en) 2001-01-15 2002-07-18 Grigorov Ilya L. Flip chip packaged semiconductor device having double stud bumps and method of forming same
US6472743B2 (en) 2001-02-22 2002-10-29 Siliconware Precision Industries, Co., Ltd. Semiconductor package with heat dissipating structure
JP3718131B2 (ja) 2001-03-16 2005-11-16 松下電器産業株式会社 高周波モジュールおよびその製造方法
US6900383B2 (en) 2001-03-19 2005-05-31 Hewlett-Packard Development Company, L.P. Board-level EMI shield that adheres to and conforms with printed circuit board component and board surfaces
JP3878430B2 (ja) 2001-04-06 2007-02-07 株式会社ルネサステクノロジ 半導体装置
TW495943B (en) 2001-04-18 2002-07-21 Siliconware Precision Industries Co Ltd Semiconductor package article with heat sink structure and its manufacture method
US6614102B1 (en) 2001-05-04 2003-09-02 Amkor Technology, Inc. Shielded semiconductor leadframe package
US6686649B1 (en) 2001-05-14 2004-02-03 Amkor Technology, Inc. Multi-chip semiconductor package with integral shield and antenna
JP3865601B2 (ja) 2001-06-12 2007-01-10 日東電工株式会社 電磁波抑制体シート
JP3645197B2 (ja) 2001-06-12 2005-05-11 日東電工株式会社 半導体装置およびそれに用いる半導体封止用エポキシ樹脂組成物
US6740959B2 (en) 2001-08-01 2004-05-25 International Business Machines Corporation EMI shielding for semiconductor chip carriers
US7126218B1 (en) 2001-08-07 2006-10-24 Amkor Technology, Inc. Embedded heat spreader ball grid array
US6856007B2 (en) 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
TW550997B (en) 2001-10-18 2003-09-01 Matsushita Electric Ind Co Ltd Module with built-in components and the manufacturing method thereof
KR100431180B1 (ko) 2001-12-07 2004-05-12 삼성전기주식회사 표면 탄성파 필터 패키지 제조방법
JP2003273571A (ja) 2002-03-18 2003-09-26 Fujitsu Ltd 素子間干渉電波シールド型高周波モジュール
US7633765B1 (en) 2004-03-23 2009-12-15 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US7161252B2 (en) 2002-07-19 2007-01-09 Matsushita Electric Industrial Co., Ltd. Module component
JP3738755B2 (ja) 2002-08-01 2006-01-25 日本電気株式会社 チップ部品を備える電子装置
US6740546B2 (en) 2002-08-21 2004-05-25 Micron Technology, Inc. Packaged microelectronic devices and methods for assembling microelectronic devices
JP4178880B2 (ja) 2002-08-29 2008-11-12 松下電器産業株式会社 モジュール部品
US6781231B2 (en) 2002-09-10 2004-08-24 Knowles Electronics Llc Microelectromechanical system package with environmental and interference shield
US7205647B2 (en) 2002-09-17 2007-04-17 Chippac, Inc. Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages
US7034387B2 (en) 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
US6962869B1 (en) 2002-10-15 2005-11-08 Taiwan Semiconductor Manufacturing Company, Ltd. SiOCH low k surface protection layer formation by CxHy gas plasma treatment
WO2004060034A1 (ja) 2002-12-24 2004-07-15 Matsushita Electric Industrial Co., Ltd. 電子部品内蔵モジュール
US20040150097A1 (en) 2003-01-30 2004-08-05 International Business Machines Corporation Optimized conductive lid mounting for integrated circuit chip carriers
TWI235469B (en) 2003-02-07 2005-07-01 Siliconware Precision Industries Co Ltd Thermally enhanced semiconductor package with EMI shielding
US7187060B2 (en) 2003-03-13 2007-03-06 Sanyo Electric Co., Ltd. Semiconductor device with shield
US6838776B2 (en) 2003-04-18 2005-01-04 Freescale Semiconductor, Inc. Circuit device with at least partial packaging and method for forming
JP4377157B2 (ja) 2003-05-20 2009-12-02 Necエレクトロニクス株式会社 半導体装置用パッケージ
US6867480B2 (en) 2003-06-10 2005-03-15 Lsi Logic Corporation Electromagnetic interference package protection
TWI236118B (en) 2003-06-18 2005-07-11 Advanced Semiconductor Eng Package structure with a heat spreader and manufacturing method thereof
US7129422B2 (en) 2003-06-19 2006-10-31 Wavezero, Inc. EMI absorbing shielding for a printed circuit board
KR100541084B1 (ko) 2003-08-20 2006-01-11 삼성전기주식회사 표면 탄성파 필터 패키지 제조방법 및 그에 사용되는패키지 시트
JP2005072095A (ja) 2003-08-20 2005-03-17 Alps Electric Co Ltd 電子回路ユニットおよびその製造方法
US7372151B1 (en) 2003-09-12 2008-05-13 Asat Ltd. Ball grid array package and process for manufacturing same
US7030469B2 (en) 2003-09-25 2006-04-18 Freescale Semiconductor, Inc. Method of forming a semiconductor package and structure thereof
US6943423B2 (en) 2003-10-01 2005-09-13 Optopac, Inc. Electronic package of photo-image sensors in cellular phone camera modules, and the fabrication and assembly thereof
US6992400B2 (en) 2004-01-30 2006-01-31 Nokia Corporation Encapsulated electronics device with improved heat dissipation
US7276724B2 (en) 2005-01-20 2007-10-02 Nanosolar, Inc. Series interconnected optoelectronic device module assembly
US7327015B2 (en) 2004-09-20 2008-02-05 Advanced Semiconductor Engineering, Inc. Semiconductor device package
JP4453509B2 (ja) 2004-10-05 2010-04-21 パナソニック株式会社 シールドケースを装着された高周波モジュールとこの高周波モジュールを用いた電子機器
US7629674B1 (en) 2004-11-17 2009-12-08 Amkor Technology, Inc. Shielded package having shield fence
US7633170B2 (en) 2005-01-05 2009-12-15 Advanced Semiconductor Engineering, Inc. Semiconductor device package and manufacturing method thereof
JP2006190767A (ja) 2005-01-05 2006-07-20 Shinko Electric Ind Co Ltd 半導体装置
US7656047B2 (en) 2005-01-05 2010-02-02 Advanced Semiconductor Engineering, Inc. Semiconductor device package and manufacturing method
US20090230487A1 (en) 2005-03-16 2009-09-17 Yamaha Corporation Semiconductor device, semiconductor device manufacturing method and lid frame
US7446265B2 (en) 2005-04-15 2008-11-04 Parker Hannifin Corporation Board level shielding module
DE602006012571D1 (de) 2005-04-21 2010-04-15 St Microelectronics Sa Vorrichtung zum Schutz einer elektronischen Schaltung
JP4614278B2 (ja) 2005-05-25 2011-01-19 アルプス電気株式会社 電子回路ユニット、及びその製造方法
US7451539B2 (en) 2005-08-08 2008-11-18 Rf Micro Devices, Inc. Method of making a conformal electromagnetic interference shield
US8220145B2 (en) 2007-06-27 2012-07-17 Rf Micro Devices, Inc. Isolated conformal shielding
JP4816647B2 (ja) 2005-11-28 2011-11-16 株式会社村田製作所 回路モジュールの製造方法および回路モジュール
US7445968B2 (en) 2005-12-16 2008-11-04 Sige Semiconductor (U.S.), Corp. Methods for integrated circuit module packaging and integrated circuit module packages
US7342303B1 (en) 2006-02-28 2008-03-11 Amkor Technology, Inc. Semiconductor device having RF shielding and method therefor
JP5598787B2 (ja) 2006-04-17 2014-10-01 マイクロンメモリジャパン株式会社 積層型半導体装置の製造方法
DE102006019080B3 (de) 2006-04-25 2007-08-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Herstellungsverfahren für ein gehäustes Bauelement
US20080128890A1 (en) 2006-11-30 2008-06-05 Advanced Semiconductor Engineering, Inc. Chip package and fabricating process thereof
CN101617400A (zh) 2007-01-31 2009-12-30 富士通微电子株式会社 半导体器件及其制造方法
US7745910B1 (en) * 2007-07-10 2010-06-29 Amkor Technology, Inc. Semiconductor device having RF shielding and method therefor
US20090035895A1 (en) 2007-07-30 2009-02-05 Advanced Semiconductor Engineering, Inc. Chip package and chip packaging process thereof
US7651889B2 (en) 2007-09-13 2010-01-26 Freescale Semiconductor, Inc. Electromagnetic shield formation for integrated circuit die package
EP2051298B1 (en) 2007-10-18 2012-09-19 Sencio B.V. Integrated Circuit Package
US8178956B2 (en) * 2007-12-13 2012-05-15 Stats Chippac Ltd. Integrated circuit package system for shielding electromagnetic interference
US7723157B2 (en) 2007-12-28 2010-05-25 Walton Advanced Engineering, Inc. Method for cutting and molding in small windows to fabricate semiconductor packages
US7989928B2 (en) 2008-02-05 2011-08-02 Advanced Semiconductor Engineering Inc. Semiconductor device packages with electromagnetic interference shielding
US8350367B2 (en) 2008-02-05 2013-01-08 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8022511B2 (en) 2008-02-05 2011-09-20 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8212339B2 (en) 2008-02-05 2012-07-03 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8115285B2 (en) 2008-03-14 2012-02-14 Advanced Semiconductor Engineering, Inc. Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof
US7906371B2 (en) 2008-05-28 2011-03-15 Stats Chippac, Ltd. Semiconductor device and method of forming holes in substrate to interconnect top shield and ground shield
US7772046B2 (en) 2008-06-04 2010-08-10 Stats Chippac, Ltd. Semiconductor device having electrical devices mounted to IPD structure and method for shielding electromagnetic interference
TWI453877B (zh) 2008-11-07 2014-09-21 Advanced Semiconductor Eng 內埋晶片封裝的結構及製程
US7829981B2 (en) 2008-07-21 2010-11-09 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8410584B2 (en) 2008-08-08 2013-04-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US20100110656A1 (en) 2008-10-31 2010-05-06 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US7741151B2 (en) 2008-11-06 2010-06-22 Freescale Semiconductor, Inc. Integrated circuit package formation
US7799602B2 (en) * 2008-12-10 2010-09-21 Stats Chippac, Ltd. Semiconductor device and method of forming a shielding layer over a semiconductor die after forming a build-up interconnect structure
US20100207257A1 (en) 2009-02-17 2010-08-19 Advanced Semiconductor Engineering, Inc. Semiconductor package and manufacturing method thereof
US8212340B2 (en) 2009-07-13 2012-07-03 Advanced Semiconductor Engineering, Inc. Chip package and manufacturing method thereof
US8030750B2 (en) 2009-11-19 2011-10-04 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8368185B2 (en) 2009-11-19 2013-02-05 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with electromagnetic interference shielding
US8378466B2 (en) 2009-11-19 2013-02-19 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with electromagnetic interference shielding
TWI497679B (zh) 2009-11-27 2015-08-21 Advanced Semiconductor Eng 半導體封裝件及其製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1774804A (zh) * 2003-04-15 2006-05-17 波零公司 用于电子元件封装的emi屏蔽
CN1774959A (zh) * 2003-04-15 2006-05-17 波零公司 用于印刷电路板的电磁干扰屏蔽
CN101276805A (zh) * 2007-06-15 2008-10-01 日月光半导体制造股份有限公司 具电磁干扰屏蔽功能的半导体封装构造及其制造方法

Also Published As

Publication number Publication date
CN101814484A (zh) 2010-08-25
TW201032298A (en) 2010-09-01
TWI471985B (zh) 2015-02-01
US8110902B2 (en) 2012-02-07
US20100207258A1 (en) 2010-08-19

Similar Documents

Publication Publication Date Title
CN101814484B (zh) 芯片封装体及其制作方法
US8399972B2 (en) Overmolded semiconductor package with a wirebond cage for EMI shielding
US9123718B1 (en) Shielded package having shield lid
US10468356B2 (en) Systems and methods for providing electromagnetic interference (EMI) compartment shielding for components disposed inside of system electronic packages
TWI387070B (zh) 晶片封裝體及其製作方法
US8368185B2 (en) Semiconductor device packages with electromagnetic interference shielding
US8008753B1 (en) System and method to reduce shorting of radio frequency (RF) shielding
US8946886B1 (en) Shielded electronic component package and method
US20180096967A1 (en) Electronic package structure and method for fabricating the same
KR20040036252A (ko) 반도체 칩 패키지 적층 모듈
US9837378B2 (en) Fan-out 3D IC integration structure without substrate and method of making the same
US10178757B2 (en) Systems and methods for providing electromagnetic interference (EMI) compartment shielding for components disposed inside of system electronic packages
US9538644B2 (en) Multilayer wiring substrate and module including same
US20080237821A1 (en) Package structure and manufacturing method thereof
US9502377B2 (en) Semiconductor package and fabrication method thereof
CN220233160U (zh) 电路模块
KR20220068134A (ko) 사전 형성된 마스크를 이용한 선택적 emi 차폐
TWI472007B (zh) 內埋式電子元件之封裝結構
CN106653734B (zh) 具有电磁干扰屏蔽的半导体装置及其制造方法
US20240120268A1 (en) Method for forming a shielding layer on a semiconductor device
US20180240738A1 (en) Electronic package and fabrication method thereof
CN115274623A (zh) 具有电磁干扰屏蔽的半导体封装
US20130207246A1 (en) Packaging an Integrated Circuit Die

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant