KR900004006A - 개선된 리드구조를 갖춘 반도체장치와 그 제조방법 - Google Patents

개선된 리드구조를 갖춘 반도체장치와 그 제조방법 Download PDF

Info

Publication number
KR900004006A
KR900004006A KR1019890011189A KR890011189A KR900004006A KR 900004006 A KR900004006 A KR 900004006A KR 1019890011189 A KR1019890011189 A KR 1019890011189A KR 890011189 A KR890011189 A KR 890011189A KR 900004006 A KR900004006 A KR 900004006A
Authority
KR
South Korea
Prior art keywords
frame
semiconductor chip
die pad
predetermined
frame body
Prior art date
Application number
KR1019890011189A
Other languages
English (en)
Other versions
KR920008254B1 (ko
Inventor
겐지 다카하시
야스히로 야마지
스스무 하라다
도시하루 사쿠라이
마사시 무로마치
히로시 하라다
가즈이치 고메나타
미츠구 미야모토
가즈오 누마지리
하루유키 시마카와
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
다케다이 마사다카
도시바 마이크로 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바, 다케다이 마사다카, 도시바 마이크로 일렉트로닉스 가부시키가이샤 filed Critical 아오이 죠이치
Publication of KR900004006A publication Critical patent/KR900004006A/ko
Application granted granted Critical
Publication of KR920008254B1 publication Critical patent/KR920008254B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49544—Deformation absorbing parts in the lead frame plane, e.g. meanderline shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)

Abstract

내용 없음

Description

개선된 리드구조를 갖춘 반도체장치와 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2a도는 본 발명의 실시예 1에 따른 반도체장치의 평면도.
제2b도와 제2c도는 각각 제2a도에 나타낸 A-A'선과 B-B'선에 따른 단면도.
제3도는 본 발명의 실시예 2를 나타낸 단면도.
제9도는 반도체칩과 내부리드상에 형성된 본딩패드의 구성을 설명하기 위한 평면도.
제10a도와 제10b도는 내부리드와 본딩와이어간의 접속에 관한 문제를 설명하기 위한 도면.

Claims (17)

  1. 반도체칩(50)을 포함하는 반도체장치의 제조를 위한 프레임몸체에 있어서, 반도체칩(50)을 지지하기 위한 주표면을 갖춘 다이패드부(33)와, 이 다이패드부(33)를 에워쌓는 제1표면을 갖춘 제1프레임부(31,36) 및, 상기 주표면과 제1표면사이에서 오프세트(h)를 발생시켜 상기 다이패드부(33)를 제1프레임부(31,36)의 소정부위에 접속시키기 위한 접속수단(32)을 포함하는 제1프레임수단(30)과; 제2프레임부(41,46)와, 이 제2프레임부(41,46)로 둘러쌓여진 중앙부 및, 제1 및 제2프레임몸체(30,40)가 결합될 경우 반도체칩(50)을 중첩시키기 위해 제2프레임부(41,46)에서 중앙부까지 확장된 다수의 리드부(42)를 포함하여 제1프레임수단(30)과 결합되는 제2프레임수단(40)을 구비하여 구성된 것을 특징으로 하는 프레임몸체.
  2. 제1항에 있어서, 상기 리드부(42)상에 절연버퍼층(57)이 더 구비되어 이루어진 것을 특징으로 하는 프레임몸체.
  3. 제1항에 있어서, 상기 제1 및 제2프레임부(31,36,41,46)가 소정의 용융점을 갖춘 금속으로 이루어지면서 소정용융점보다 낮은 용융점의 특정금속층(34,44)을 갖추어 이루어진 것을 특징으로 하는 프레임몸체.
  4. 제3항에 있어서, 상기 제1 및 제2프레임부(31,36,41,46)가 구리를 기본 재료로 이루어지면서 특정 금속층(34,44)이 주석으로 이루어진 것을 특징으로 하는 프레임몸체.
  5. 제1항에 있어서, 상기 제2프레임부(41,46)가 상기 제1프레임부(31,36)의 소정부분에 대응하는 영역에서 제1노치부(49)를 포함해서 이루어진 것을 특징으로 하는 프레임몸체.
  6. 제5항에 있어서, 상기 제1프레임부(31,36)가 접속수단(32)의 길이를 증가시키기 위한 제2노치부(39)를 포함해서 이루어진 것을 특징으로 하는 프레임몸체.
  7. 제1항에 있어서, 상기 제1프레임부(31,36)가 소정의 제1내부체적을 갖으면서 상기 제2프레임부(14,46)가 소정의 제2내부체적을 갖고, 상기 소정의 제1내부체적이 소정량(d)만큼 소정의 제2내부체적 보다 넓도록 된 것을 특징으로 하는 프레임몸체.
  8. 소정두께의 반도체칩(50)을 포함하는 반도체장치의 제조를 위해 사용되는 프레임몸체에 있어서, 소정위치를 정의하기 위한 한쌍의 노치(39)를 갖추면서 폐루프를 형성하는 프레임부(31,36)와, 반도체칩(50)을 지지하기 위한 다이패드부(33) 및, 상기 프레임부(31,36)의 소정부분에 다이패드부(33)를 접속시키기 위한 타이바수단(32)을 구비하여 구성된 것을 특징으로 하는 프레임몸체.
  9. 제8항에 있어서, 상기 프레임부(31,36)가 제1표면을 갖추고, 상기 다이패드부(33)가 반도체칩(50)을 지지하기 위한 제2표면을 갖추며, 상기 타이바수단(32)이 반도체칩(50)의 두께보다 같거나 큰 제1표면과 제2표면상에서 오프세트(h)를 발생시키도록 된 것을 특징으로 하는 프레임몸체.
  10. 주표면상에 형성되어 다수의 본딩패드(54)를 갖춘 반도체칩(50)과; 이 반도체칩(50)을 지지하기 위한 제1표면을 갖춘 다이패드부(33)와, 제2표면을 갖춘 다이패드지지부(32a) 및, 이 다이패드지지부(32a)의 제2표면과 상기 다이패드부(33)의 제1표면간에서 소정의 오프세트(h)를 발생시키기 위한 타이바부(32b)를 포함하는 반도체칩지지수단; 각각 제3표면 및 제4표면을 갖추고 이 제4표면이 다이패드지지부(32a)의 제2표면에 의해 형성된 평면과 일치하면서 주표면상에서 반도체칩(50)과 중첩되는 다수의 내부리드(42a) 및; 상기 내부리드(42a)의 제3표면을 대응하는 본딩패드(54)에 접속시키기 위한 다수의 본딩와이어(51)를 구비하여 구성된 것을 특징으로 하는 반도체장치.
  11. 제10항에 있어서, 상기 반도체칩(50)의 내부리드(42a)와 주표면사이에 절연버퍼층(57,58)이 더 구비되어 구성된 것을 특징으로 하는 반도체장치.
  12. 제10항에 있어서, 상기 절연버퍼층(57)이 상기 내부리드(42a)아래쪽에 형성된 것을 특징으로 하는 반도체장치.
  13. 제10항에 있어서, 절연버퍼층(58)이 상기 반도체칩(50)의 주표면상에 형성된 것을 특징으로 하는 반도체장치.
  14. 반도체칩(50)을 지지하기 위한 다이패드부(33)와, 이 다이패드부(33)를 에워쌓는 제1프레임부(31,36) 및, 상기 다이패드부(33)를 상기 제1프레임부(31,36)에 접속시키기 위한 접속수단(32)을 포함한 제1프레임몸체(30)를 준비하는 단계와; 제2프레임부(41,46)와, 이 제2프레임부(41,46)에 의해 에워쌓은 중앙부 및, 상기 제2프레임부(41,46)에서 중앙부까지 연장된 다수의 리드부(42)를 포함한 제2프레임몸체(40)를 준비하는 단계; 상기 제1프레임몸체(30)의 다이패드부(33)상의 주표면상에 다수의 본딩패드(54)를 갖춘 반도체칩(50)을 취부시키는 단계; 상기 제1 및 제2프레임몸체(30,40)를 용접시키는 단계; 상기 반도체칩(50)상의 본딩패드(54)를 상기 제2프레임몸체(40)의 리드부(42a)에 접속시키는 단계 및; 상기 제1 및 제2프레임몸체(30,40)로부터 리드부(42a)와 다이패드부(33)를 분리시키는 단계로 이루어진 것을 특징으로 하는 반도체장치의 제조방법.
  15. 제14항에 있어서, 상기 용접공정이 저항성 용접단계를 포함하도록 된 것을 특징으로 하는 반도체장치의 제조방법.
  16. 제14항에 있어서, 상기 반도체칩(50)의 리드부(42a)와 주표면사이에 절연버퍼층(57,58)을 형성하는 단계가 더 구비되어 이루어진 것을 특징으로 하는 반도체장치의 제조방법.
  17. 제14항에 있어서, 상기 제1프레임몸체(30)를 준비하는 단계가 소정의 용융점을 갖춘 제1금속으로 이루어진 제1프레임수단(30)을 준비하는 단계를 포함하면서 제1프레임수단(30)보다 낮은 소정의 용융점을 갖춘 재표로 소정 위치에서 제1프레임수단(30)을 도금하도록 된 것을 특징으로 하는 반도체장치의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890011189A 1988-08-06 1989-08-05 개선된 리드구조를 갖춘 반도체장치와 그 제조방법 KR920008254B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP63196453A JP2522524B2 (ja) 1988-08-06 1988-08-06 半導体装置の製造方法
JP88-196453 1988-08-06
JP63-196453 1988-08-06

Publications (2)

Publication Number Publication Date
KR900004006A true KR900004006A (ko) 1990-03-27
KR920008254B1 KR920008254B1 (ko) 1992-09-25

Family

ID=16358064

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890011189A KR920008254B1 (ko) 1988-08-06 1989-08-05 개선된 리드구조를 갖춘 반도체장치와 그 제조방법

Country Status (7)

Country Link
US (1) US5198883A (ko)
EP (2) EP0610971B1 (ko)
JP (1) JP2522524B2 (ko)
KR (1) KR920008254B1 (ko)
DE (2) DE68929251T2 (ko)
MY (1) MY105095A (ko)
SG (2) SG50702A1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100621990B1 (ko) * 1999-07-09 2006-09-12 삼성전자주식회사 반도체 패키지 및 그 제조 방법

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2708191B2 (ja) * 1988-09-20 1998-02-04 株式会社日立製作所 半導体装置
KR0158868B1 (ko) * 1988-09-20 1998-12-01 미다 가쓰시게 반도체장치
JPH0650749B2 (ja) * 1989-06-28 1994-06-29 株式会社東芝 半導体装置及びその製造方法
US5278101A (en) * 1989-06-28 1994-01-11 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing the same
JPH0693469B2 (ja) * 1989-11-28 1994-11-16 株式会社東芝 樹脂封止型半導体装置
JP2509422B2 (ja) * 1991-10-30 1996-06-19 三菱電機株式会社 半導体装置及びその製造方法
DE69231290D1 (de) * 1991-12-27 2000-08-31 Fujitsu Ltd Halbleitervorrichtung und Verfahren zu ihrer Herstellung
JPH05206354A (ja) * 1992-01-24 1993-08-13 Mitsubishi Electric Corp 半導体圧力センサおよびその製造方法
DE4345303C2 (de) * 1992-06-05 2003-12-04 Mitsubishi Electric Corp Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur
JP3088193B2 (ja) * 1992-06-05 2000-09-18 三菱電機株式会社 Ｌｏｃ構造を有する半導体装置の製造方法並びにこれに使用するリードフレーム
DE69322334T2 (de) * 1992-09-09 1999-06-02 Texas Instruments Inc., Dallas, Tex. Leiterrahmen mit reduzierter Kapazitanz für Leiter-auf-Chip-Packung
US5661336A (en) * 1994-05-03 1997-08-26 Phelps, Jr.; Douglas Wallace Tape application platform and processes therefor
US5719436A (en) * 1995-03-13 1998-02-17 Intel Corporation Package housing multiple semiconductor dies
US5811875A (en) * 1995-06-29 1998-09-22 Samsung Electronics Co., Ltd. Lead frames including extended tie-bars, and semiconductor chip packages using same
JP3426804B2 (ja) * 1995-09-20 2003-07-14 三菱電機株式会社 半導体装置用リードフレームおよび半導体装置
JP3299421B2 (ja) * 1995-10-03 2002-07-08 三菱電機株式会社 電力用半導体装置の製造方法およびリードフレーム
US5770479A (en) * 1996-01-11 1998-06-23 Micron Technology, Inc. Bonding support for leads-over-chip process
DE19704385C2 (de) * 1996-02-09 1998-04-09 Mci Computer Gmbh Verfahren zum Verbinden von Halbleiterchips mit einem Anschlußrahmen
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
JP2877122B2 (ja) * 1997-01-20 1999-03-31 ソニー株式会社 半導体装置及びリードフレーム
JP3487173B2 (ja) 1997-05-26 2004-01-13 セイコーエプソン株式会社 Ｔａｂ用テープキャリア、集積回路装置及び電子機器
US6087195A (en) * 1998-10-15 2000-07-11 Handy & Harman Method and system for manufacturing lamp tiles
US6265761B1 (en) * 1999-05-07 2001-07-24 Maxim Integrated Products, Inc. Semiconductor devices with improved lead frame structures
GB2350720A (en) * 1999-06-04 2000-12-06 Cts Comp Technology System Cor Coupling terminals of a lead frame
US6576988B2 (en) * 1999-08-30 2003-06-10 Micron Technology, Inc. Semiconductor package
KR100355794B1 (ko) * 1999-10-15 2002-10-19 앰코 테크놀로지 코리아 주식회사 리드프레임 및 이를 이용한 반도체패키지
US6762067B1 (en) * 2000-01-18 2004-07-13 Fairchild Semiconductor Corporation Method of packaging a plurality of devices utilizing a plurality of lead frames coupled together by rails
TW454314B (en) * 2000-05-30 2001-09-11 Gen Semiconductor Of Taiwan Lt Semiconductor device packaging assembly and method for manufacturing the same
JP2002076233A (ja) * 2000-09-04 2002-03-15 Mitsubishi Electric Corp 半導体装置
JP2002176130A (ja) * 2000-12-08 2002-06-21 Mitsubishi Electric Corp 封止型半導体装置およびそれに用いられるリードフレーム
KR101092616B1 (ko) * 2008-04-29 2011-12-13 일진머티리얼즈 주식회사 전자 부품용 금속 프레임
CN114334750B (zh) * 2022-03-09 2022-06-07 宁波德洲精密电子有限公司 引线框架的封装结构及其封装工艺

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52127756A (en) * 1976-04-19 1977-10-26 Nec Corp Semiconductor unit
JPS53132975A (en) * 1977-04-26 1978-11-20 Toshiba Corp Semiconductor device
JPS568862A (en) * 1979-07-04 1981-01-29 Nec Corp Manufacture of lead frame for semiconductor device
JPS5624959A (en) * 1979-08-07 1981-03-10 Nec Kyushu Ltd Semiconductor lead frame
US4330790A (en) * 1980-03-24 1982-05-18 National Semiconductor Corporation Tape operated semiconductor device packaging
JPS5737841A (en) * 1980-08-18 1982-03-02 Toshiba Corp Semiconductor device
JPS5875863A (ja) * 1981-10-13 1983-05-07 フエアチヤイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン ハイブリツド回路モジユ−ル及びその製造方法
JPS58154241A (ja) * 1982-03-10 1983-09-13 Hitachi Ltd 半導体装置及びその製法
JPS5966157A (ja) * 1982-10-08 1984-04-14 Fujitsu Ltd 半導体装置及びその製造方法
US4441118A (en) * 1983-01-13 1984-04-03 Olin Corporation Composite copper nickel alloys with improved solderability shelf life
JPS6037253U (ja) * 1983-08-23 1985-03-14 日本電気株式会社 半導体装置
US4563811A (en) * 1983-10-28 1986-01-14 At&T Technologies, Inc. Method of making a dual-in-line package
JPS60120543A (ja) * 1983-12-05 1985-06-28 Hitachi Ltd 半導体装置およびそれに用いるリ−ドフレ−ム
JPS60189958A (ja) * 1984-03-09 1985-09-27 Nec Kansai Ltd 半導体装置
JPS6132452A (ja) * 1984-07-25 1986-02-15 Hitachi Ltd リ−ドフレ−ムとそれを用いた電子装置
JPS61160957A (ja) * 1985-01-09 1986-07-21 Miyota Seimitsu Kk リ−ドフレ−ム
JPS6240752A (ja) * 1985-08-16 1987-02-21 Fujitsu Ltd 半導体装置
JPS6285453A (ja) * 1985-10-09 1987-04-18 Sumitomo Metal Mining Co Ltd Ｉｃ用リ−ドフレ−ム材
JPS6288349A (ja) * 1985-10-15 1987-04-22 Toshiba Corp 半導体装置用金属フレ−ムの抵抗溶接方法
JPS62142388A (ja) * 1985-12-17 1987-06-25 Mitsubishi Electric Corp 半導体レ−ザ装置
JPS62142338A (ja) * 1985-12-17 1987-06-25 Shinko Electric Ind Co Ltd 半導体装置用パツケ−ジ
JPS6315454A (ja) * 1986-07-08 1988-01-22 Fujitsu Ltd 半導体装置用リ−ドフレ−ム
JPS6331149A (ja) * 1986-07-25 1988-02-09 Fujitsu Ltd 半導体装置
JPS6344750A (ja) * 1986-08-12 1988-02-25 Shinko Electric Ind Co Ltd 樹脂封止型半導体装置の製造方法およびこれに用いるリ−ドフレ−ム
JPS6395639A (ja) * 1986-10-09 1988-04-26 Mitsubishi Electric Corp テ−プキヤリア
US4803540A (en) * 1986-11-24 1989-02-07 American Telephone And Telegraph Co., At&T Bell Labs Semiconductor integrated circuit packages
US4791473A (en) * 1986-12-17 1988-12-13 Fairchild Semiconductor Corporation Plastic package for high frequency semiconductor devices
US4835120A (en) * 1987-01-12 1989-05-30 Debendra Mallik Method of making a multilayer molded plastic IC package
US4796078A (en) * 1987-06-15 1989-01-03 International Business Machines Corporation Peripheral/area wire bonding technique
JPH0834281B2 (ja) * 1987-09-10 1996-03-29 松下電子工業株式会社 半導体装置
JPH01123427A (ja) * 1987-11-06 1989-05-16 Mitsubishi Electric Corp 樹脂封止形の半導体装置
JPH0724275B2 (ja) * 1987-11-06 1995-03-15 三菱電機株式会社 半導体装置
JP2862557B2 (ja) * 1989-03-20 1999-03-03 宮崎沖電気株式会社 半導体装置
WO1990015438A1 (en) * 1989-06-08 1990-12-13 Unistructure, Inc. Beam lead and semiconductor device structure and method for fabricating integrated structure
JP2569939B2 (ja) * 1989-10-23 1997-01-08 日本電気株式会社 樹脂封止型半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100621990B1 (ko) * 1999-07-09 2006-09-12 삼성전자주식회사 반도체 패키지 및 그 제조 방법

Also Published As

Publication number Publication date
SG47613A1 (en) 1998-04-17
EP0354696A2 (en) 1990-02-14
US5198883A (en) 1993-03-30
DE68927285D1 (de) 1996-11-07
EP0610971B1 (en) 2000-09-27
JP2522524B2 (ja) 1996-08-07
DE68929251T2 (de) 2001-05-23
EP0354696A3 (en) 1991-03-06
JPH0245969A (ja) 1990-02-15
DE68927285T2 (de) 1997-03-06
KR920008254B1 (ko) 1992-09-25
DE68929251D1 (de) 2000-11-02
MY105095A (en) 1994-08-30
EP0610971A1 (en) 1994-08-17
SG50702A1 (en) 1998-07-20
EP0354696B1 (en) 1996-10-02

Similar Documents

Publication Publication Date Title
KR900004006A (ko) 개선된 리드구조를 갖춘 반도체장치와 그 제조방법
JP3226752B2 (ja) 半導体装置の製造方法
US5554886A (en) Lead frame and semiconductor package with such lead frame
US4451845A (en) Lead frame device including ceramic encapsulated capacitor and IC chip
JPH02121356A (ja) 半導体デバイス
KR970077556A (ko) 적층형 반도체 패키지
KR930020649A (ko) 리이드프레임 및 그것을 사용한 반도체집적회로장치와 그 제조방법
KR930009047A (ko) 개량된 리드를 갖는 반도체장치
EP0935286A4 (en) COPPER CIRCUIT JUNCTION SUBSTRATE AND PROCESS FOR PRODUCING THE SAME
JPH0484449A (ja) Ｔａｂテープ
JPH038113B2 (ko)
JPH0411761A (ja) 樹脂封止型半導体装置
JPS61279141A (ja) 可撓性テ−パリ−ドを有したリ−ドフレ−ムと機械的ダイ支持体の直接接続装置及び方法
JPS61150253A (ja) 半導体リ−ドフレ−ム
JP3234614B2 (ja) 半導体装置及びその製造方法
JPH02143449A (ja) 半導体封止容器
KR100215112B1 (ko) 반도체 팩키지
JPH03261153A (ja) 半導体装置用パッケージ
JPH0228356A (ja) 表面実装型半導体装置及びその製造方法
JPS6244545Y2 (ko)
JPH03220759A (ja) 樹脂封止型半導体装置
JPS62169461A (ja) 半導体装置
JPS5849636Y2 (ja) 樹脂モ−ルド型半導体装置用金属リボン
KR880010492A (ko) 리이드프레임을 갖춘 반도체장치 및 그 제조방법
JPH0750757B2 (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030901

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee