JPS5737841A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS5737841A JPS5737841A JP11313380A JP11313380A JPS5737841A JP S5737841 A JPS5737841 A JP S5737841A JP 11313380 A JP11313380 A JP 11313380A JP 11313380 A JP11313380 A JP 11313380A JP S5737841 A JPS5737841 A JP S5737841A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- section
- bonding
- lead
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To prevent the short-circuit generating when a large-sized thick chip is connected by a method wherein the bonding section of the outer take out lead on a lead frame is formed at the same level as the pad section of the chip by upheaving the bonding section. CONSTITUTION:The bonding section 13a of the outer lead 13 on the lead frame 10 is upheaved in reversed L-shape and formed almost at the same height as the pad section of the chip 11a which was fixed on the bed 12. The height is established in proportion to the thickness of the chip 11 and when a bonding work is performed after the chip has been fixed, the wire 14 should be connected without loosening. Through these procedures, the short-circuit between the wire 14 and the chip 11 can be prevented, thereby enabling to improve the reliability of the device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11313380A JPS5737841A (en) | 1980-08-18 | 1980-08-18 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11313380A JPS5737841A (en) | 1980-08-18 | 1980-08-18 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5737841A true JPS5737841A (en) | 1982-03-02 |
Family
ID=14604377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11313380A Pending JPS5737841A (en) | 1980-08-18 | 1980-08-18 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5737841A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5198883A (en) * | 1988-08-06 | 1993-03-30 | Kabushiki Kaisha Toshiba | Semiconductor device having an improved lead arrangement and method for manufacturing the same |
-
1980
- 1980-08-18 JP JP11313380A patent/JPS5737841A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5198883A (en) * | 1988-08-06 | 1993-03-30 | Kabushiki Kaisha Toshiba | Semiconductor device having an improved lead arrangement and method for manufacturing the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY105095A (en) | Semiconductor device having an improved lead arrangement and method for manufacturing the same. | |
JPS55118643A (en) | Wire bonding process | |
JPS5737841A (en) | Semiconductor device | |
JPS54101668A (en) | Ultrasonic wire bonding method | |
JPS5763850A (en) | Semiconductor device | |
JPS6459947A (en) | Semiconductor device | |
JPS5785244A (en) | Semiconductor device | |
JPS51117574A (en) | Semiconductor equipment | |
JPS5348461A (en) | Wire bonder | |
JPS52155971A (en) | Electrode formation method of semiconductor device | |
JPS5779629A (en) | Integrated circuit device | |
JPS5360572A (en) | Ultrasonic wire bonding device | |
JPS5315067A (en) | Semiconductor device | |
JPS5315070A (en) | Semiconductor device | |
JPS5250167A (en) | Semiconductor device | |
JPS5375763A (en) | Manufacture for semiconductor device | |
JPS5772337A (en) | Semiconductor device | |
JPS5240974A (en) | Package for semiconductor chips | |
JPS57128052A (en) | Semiconductor device | |
JPS5360576A (en) | Flip chip bonding device | |
JPS5427364A (en) | Metal wire bonding method for semiconductor device | |
JPS538564A (en) | Semiconductor device | |
JPS6468953A (en) | Manufacture of semiconductor device | |
JPS5315069A (en) | Semiconductor device | |
JPS6480054A (en) | Resin sealed semiconductor device |