JP2001068650A5 - - Google Patents

Download PDF

Info

Publication number
JP2001068650A5
JP2001068650A5 JP1999243154A JP24315499A JP2001068650A5 JP 2001068650 A5 JP2001068650 A5 JP 2001068650A5 JP 1999243154 A JP1999243154 A JP 1999243154A JP 24315499 A JP24315499 A JP 24315499A JP 2001068650 A5 JP2001068650 A5 JP 2001068650A5
Authority
JP
Japan
Prior art keywords
circuit
clock signal
semiconductor integrated
integrated circuit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1999243154A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001068650A (ja
Filing date
Publication date
Priority to JP24315499A priority Critical patent/JP2001068650A/ja
Application filed filed Critical
Priority claimed from JP24315499A external-priority patent/JP2001068650A/ja
Priority to TW089115183A priority patent/TW503564B/zh
Priority to US09/629,173 priority patent/US6377511B1/en
Priority to KR1020000048250A priority patent/KR100686631B1/ko
Publication of JP2001068650A publication Critical patent/JP2001068650A/ja
Priority to US10/036,374 priority patent/US6463008B2/en
Priority to US10/185,044 priority patent/US6594197B2/en
Priority to US10/614,242 priority patent/US6819626B2/en
Priority to US10/965,845 priority patent/US7072242B2/en
Priority to KR1020050076726A priority patent/KR100675199B1/ko
Publication of JP2001068650A5 publication Critical patent/JP2001068650A5/ja
Priority to US11/298,514 priority patent/US7411805B2/en
Priority to US12/169,253 priority patent/US7602665B2/en
Priority to US12/577,365 priority patent/US7936621B2/en
Priority to US13/080,958 priority patent/US8179733B2/en
Pending legal-status Critical Current

Links

JP24315499A 1999-08-30 1999-08-30 半導体集積回路装置 Pending JP2001068650A (ja)

Priority Applications (13)

Application Number Priority Date Filing Date Title
JP24315499A JP2001068650A (ja) 1999-08-30 1999-08-30 半導体集積回路装置
TW089115183A TW503564B (en) 1999-08-30 2000-07-28 Semiconductor integrated circuit apparatus
US09/629,173 US6377511B1 (en) 1999-08-30 2000-07-31 Semiconductor integrated circuit device
KR1020000048250A KR100686631B1 (ko) 1999-08-30 2000-08-21 반도체 집적회로장치
US10/036,374 US6463008B2 (en) 1999-08-30 2002-01-07 Semiconductor integrated circuit device
US10/185,044 US6594197B2 (en) 1999-08-30 2002-07-01 Semiconductor integrated circuit device
US10/614,242 US6819626B2 (en) 1999-08-30 2003-07-08 Semiconductor integrated circuit device
US10/965,845 US7072242B2 (en) 1999-08-30 2004-10-18 Semiconductor integrated circuit device
KR1020050076726A KR100675199B1 (ko) 1999-08-30 2005-08-22 반도체 집적회로장치
US11/298,514 US7411805B2 (en) 1999-08-30 2005-12-12 Semiconductor integrated circuit device
US12/169,253 US7602665B2 (en) 1999-08-30 2008-07-08 Semiconductor integrated circuit device
US12/577,365 US7936621B2 (en) 1999-08-30 2009-10-12 Semiconductor integrated circuit device
US13/080,958 US8179733B2 (en) 1999-08-30 2011-04-06 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24315499A JP2001068650A (ja) 1999-08-30 1999-08-30 半導体集積回路装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2005242606A Division JP2006031933A (ja) 2005-08-24 2005-08-24 ダイナミック型半導体記憶装置、ダブル・データ・レート・シンクロナス・ダイナミック型ランダム・アクセス・メモリ、半導体記憶回路装置及び半導体集積回路装置

Publications (2)

Publication Number Publication Date
JP2001068650A JP2001068650A (ja) 2001-03-16
JP2001068650A5 true JP2001068650A5 (https=) 2005-11-04

Family

ID=17099617

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24315499A Pending JP2001068650A (ja) 1999-08-30 1999-08-30 半導体集積回路装置

Country Status (4)

Country Link
US (9) US6377511B1 (https=)
JP (1) JP2001068650A (https=)
KR (2) KR100686631B1 (https=)
TW (1) TW503564B (https=)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001068650A (ja) * 1999-08-30 2001-03-16 Hitachi Ltd 半導体集積回路装置
KR100513806B1 (ko) * 2000-12-30 2005-09-13 주식회사 하이닉스반도체 반도체 장치
KR100380409B1 (ko) * 2001-01-18 2003-04-11 삼성전자주식회사 반도체 메모리 소자의 패드배열구조 및 그의 구동방법
US6798259B2 (en) * 2001-08-03 2004-09-28 Micron Technology, Inc. System and method to improve the efficiency of synchronous mirror delays and delay locked loops
US6650575B1 (en) * 2001-12-28 2003-11-18 Netlogic Microsystems, Inc. Programmable delay circuit within a content addressable memory
US6944040B1 (en) 2001-12-28 2005-09-13 Netlogic Microsystems, Inc. Programmable delay circuit within a content addressable memory
KR100418399B1 (ko) * 2002-03-20 2004-02-11 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 데이터 입출력 기준신호출력방법
US6795365B2 (en) * 2002-08-23 2004-09-21 Micron Technology, Inc. DRAM power bus control
KR100522433B1 (ko) 2003-04-29 2005-10-20 주식회사 하이닉스반도체 도메인 크로싱 회로
JP2005038882A (ja) * 2003-07-15 2005-02-10 Sanyo Electric Co Ltd 半導体装置、及び分圧回路
US7027316B2 (en) * 2003-12-29 2006-04-11 Micron Technology, Inc. Access circuit and method for allowing external test voltage to be applied to isolated wells
DE102004012553A1 (de) * 2004-03-15 2005-10-13 Infineon Technologies Ag Speicherbauelement mit asymmetrischer Kontaktreihe
US7227393B1 (en) * 2004-06-03 2007-06-05 Marvell International Ltd. Method and apparatus for adaptive delay cancellation in high-speed wireline transmitters
US20060085706A1 (en) * 2004-10-04 2006-04-20 Gearhardt Kevin J High speed on chip testing
KR100639616B1 (ko) * 2004-10-29 2006-10-30 주식회사 하이닉스반도체 반도체 기억 소자에서의 지연 고정 루프 및 그의 록킹 방법
US7750695B2 (en) 2004-12-13 2010-07-06 Mosaid Technologies Incorporated Phase-locked loop circuitry using charge pumps with current mirror circuitry
KR100733471B1 (ko) * 2005-02-28 2007-06-28 주식회사 하이닉스반도체 반도체 기억 소자의 지연 고정 루프 회로 및 그 제어 방법
US7177208B2 (en) * 2005-03-11 2007-02-13 Micron Technology, Inc. Circuit and method for operating a delay-lock loop in a power saving manner
US7135902B1 (en) * 2005-04-22 2006-11-14 National Semiconductor Corporation Differential signal generator having controlled signal rise and fall times with built-in test circuitry
US7423919B2 (en) * 2005-05-26 2008-09-09 Micron Technology, Inc. Method and system for improved efficiency of synchronous mirror delays and delay locked loops
US8786092B2 (en) * 2005-06-17 2014-07-22 Rohm Co., Ltd. Semiconductor integrated circuit device
JP2007019100A (ja) * 2005-07-05 2007-01-25 Matsushita Electric Ind Co Ltd 半導体装置
JP4828203B2 (ja) * 2005-10-20 2011-11-30 エルピーダメモリ株式会社 同期型半導体記憶装置
DE102006024960B4 (de) * 2006-05-29 2013-01-31 Qimonda Ag Signalverzögerungsschleife und Verfahren zum Einrasten einer Signalverzögerungsschleife
KR100807115B1 (ko) * 2006-09-29 2008-02-27 주식회사 하이닉스반도체 반도체 메모리 장치 및 그의 구동방법
US7564264B1 (en) * 2007-05-14 2009-07-21 Xilinx, Inc. Preventing transistor damage
KR100842920B1 (ko) * 2007-05-31 2008-07-02 주식회사 하이닉스반도체 반도체 메모리 장치
US7936639B2 (en) * 2007-09-27 2011-05-03 Micron Technology, Inc. System and method for processing signals in high speed DRAM
KR100960715B1 (ko) * 2008-03-28 2010-05-31 한국전기연구원 씨모스 엑스레이 이미지 센서 모듈
KR100917630B1 (ko) * 2008-04-30 2009-09-17 주식회사 하이닉스반도체 지연 고정 루프 회로
JP5441208B2 (ja) * 2009-06-19 2014-03-12 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2011146104A (ja) * 2010-01-15 2011-07-28 Elpida Memory Inc 半導体装置及び半導体装置を含む情報処理システム
EP2369622B1 (fr) 2010-03-24 2015-10-14 STMicroelectronics Rousset SAS Procédé et dispositif de contremesure contre une attaque par injection d'erreur dans un microcircuit électronique
RU2012147538A (ru) * 2010-05-14 2014-06-20 3Е Сан Продактс Корпорейшн Полимерсодержащие очищающие композиции и способы их получения и применения
KR101143487B1 (ko) * 2010-10-29 2012-05-15 에스케이하이닉스 주식회사 반도체 메모리 장치의
JP2012195689A (ja) * 2011-03-15 2012-10-11 Toshiba Corp 半導体集積回路
US8751851B2 (en) 2011-06-21 2014-06-10 Via Technologies, Inc. Programmable mechanism for synchronous strobe advance
US8839018B2 (en) 2011-06-21 2014-09-16 Via Technologies, Inc. Programmable mechanism for optimizing a synchronous data bus
US8751852B2 (en) 2011-06-21 2014-06-10 Via Technologies, Inc. Programmable mechanism for delayed synchronous data reception
US8683253B2 (en) * 2011-06-21 2014-03-25 Via Technologies, Inc. Optimized synchronous strobe transmission mechanism
US8782460B2 (en) * 2011-06-21 2014-07-15 Via Technologies, Inc. Apparatus and method for delayed synchronous data reception
US8751850B2 (en) 2011-06-21 2014-06-10 Via Technologies, Inc. Optimized synchronous data reception mechanism
US8782459B2 (en) 2011-06-21 2014-07-15 Via Technologies, Inc. Apparatus and method for advanced synchronous strobe transmission
KR20140023708A (ko) * 2012-08-17 2014-02-27 에스케이하이닉스 주식회사 패드의 본딩을 테스트할 수 있는 반도체 장치
JP2014053690A (ja) 2012-09-05 2014-03-20 Toshiba Corp ファクシミリサーバ及びファクシミリサーバシステム
TWI461717B (zh) * 2012-11-05 2014-11-21 Realtek Semiconductor Corp 掃描時脈產生器以及掃描時脈產生方法
JP2014106112A (ja) * 2012-11-27 2014-06-09 Fujitsu Ltd 電圧変動検出回路及び半導体集積回路
US9050718B2 (en) 2013-02-05 2015-06-09 Jpl Investments, Llc Securable and collapsible work station
US9754656B2 (en) * 2013-06-28 2017-09-05 Intel Corporation Master/slave control voltage buffering
US9767045B2 (en) 2014-08-29 2017-09-19 Memory Technologies Llc Control for authenticated accesses to a memory device
US9847133B2 (en) 2016-01-19 2017-12-19 Ememory Technology Inc. Memory array capable of performing byte erase operation
US20180374413A1 (en) * 2017-06-21 2018-12-27 Microsoft Technology Licensing, Llc Display system driver
KR102635773B1 (ko) * 2018-09-13 2024-02-08 삼성전자주식회사 저장 장치
CN109830252B (zh) * 2018-12-29 2024-03-22 灿芯半导体(上海)股份有限公司 实现时钟周期的数字电路及实现四分之一时钟周期的方法
US11538506B2 (en) * 2020-07-21 2022-12-27 Samsung Electronics Co., Ltd. Semiconductor device and semiconductor package including the semiconductor device
JP2022046289A (ja) * 2020-09-10 2022-03-23 キオクシア株式会社 半導体記憶装置
JP7831078B2 (ja) * 2022-03-30 2026-03-17 セイコーエプソン株式会社 回路装置及び発振器

Family Cites Families (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5359727A (en) * 1987-04-27 1994-10-25 Hitachi, Ltd. Clock generator using PLL and information processing system using the clock generator
JPH0290666A (ja) 1988-09-28 1990-03-30 Nec Corp 集積回路の電源配線構造
TW234796B (https=) * 1993-02-24 1994-11-21 Advanced Micro Devices Inc
JP3487309B2 (ja) * 1993-06-30 2004-01-19 株式会社ルネサステクノロジ 半導体集積回路装置
US5604710A (en) * 1994-05-20 1997-02-18 Mitsubishi Denki Kabushiki Kaisha Arrangement of power supply and data input/output pads in semiconductor memory device
JP3705842B2 (ja) * 1994-08-04 2005-10-12 株式会社ルネサステクノロジ 半導体装置
JP3415304B2 (ja) * 1994-11-11 2003-06-09 株式会社日立製作所 クロック発生回路とプロセッサ
JPH08180678A (ja) * 1994-12-27 1996-07-12 Hitachi Ltd ダイナミック型ｒａｍ
US5926053A (en) * 1995-12-15 1999-07-20 National Semiconductor Corporation Selectable clock generation mode
JP3688392B2 (ja) * 1996-05-31 2005-08-24 三菱電機株式会社 波形整形装置およびクロック供給装置
JPH1011966A (ja) * 1996-06-27 1998-01-16 Mitsubishi Electric Corp 同期型半導体記憶装置および同期型メモリモジュール
JP3487532B2 (ja) * 1996-07-08 2004-01-19 株式会社東芝 データ処理装置、半導体記憶装置、及びデータ処理方法
JPH1050958A (ja) * 1996-08-05 1998-02-20 Toshiba Corp 半導体記憶装置、半導体記憶装置のレイアウト方法、半導体記憶装置の動作方法および半導体記憶装置の回路配置パターン
JP4052697B2 (ja) * 1996-10-09 2008-02-27 富士通株式会社 信号伝送システム、および、該信号伝送システムのレシーバ回路
US6028488A (en) * 1996-11-08 2000-02-22 Texas Instruments Incorporated Digitally-controlled oscillator with switched-capacitor frequency selection
JPH10171774A (ja) 1996-12-13 1998-06-26 Fujitsu Ltd 半導体集積回路
US5990714A (en) * 1996-12-26 1999-11-23 United Microelectronics Corporation Clock signal generating circuit using variable delay circuit
US6104225A (en) * 1997-04-21 2000-08-15 Fujitsu Limited Semiconductor device using complementary clock and signal input state detection circuit used for the same
JP4040140B2 (ja) * 1997-05-14 2008-01-30 富士通株式会社 半導体装置及びそのアクセスタイム調整方法
JP3309782B2 (ja) * 1997-06-10 2002-07-29 日本電気株式会社 半導体集積回路
JPH1124785A (ja) * 1997-07-04 1999-01-29 Hitachi Ltd 半導体集積回路装置と半導体メモリシステム
US5953284A (en) * 1997-07-09 1999-09-14 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
JP3832932B2 (ja) 1997-07-11 2006-10-11 富士通株式会社 半導体集積回路および半導体集積回路システム
JP3560780B2 (ja) * 1997-07-29 2004-09-02 富士通株式会社 可変遅延回路及び半導体集積回路装置
JP3743131B2 (ja) 1997-08-06 2006-02-08 ソニー株式会社 送受信機用集積回路
JP3938617B2 (ja) 1997-09-09 2007-06-27 富士通株式会社 半導体装置及び半導体システム
US6194932B1 (en) * 1997-10-20 2001-02-27 Fujitsu Limited Integrated circuit device
JP3481148B2 (ja) * 1998-10-15 2003-12-22 富士通株式会社 Ｄｌｌ回路を有する集積回路装置
JP3789628B2 (ja) 1998-01-16 2006-06-28 富士通株式会社 半導体装置
JP3789629B2 (ja) 1998-01-27 2006-06-28 富士通株式会社 半導体装置
JPH11353878A (ja) * 1998-04-07 1999-12-24 Fujitsu Ltd 半導体装置
US6336901B1 (en) * 1998-04-27 2002-01-08 Omron Corporation Sphygmomanometer cuff achieving precise measurement of blood pressure
JP3320651B2 (ja) * 1998-05-06 2002-09-03 富士通株式会社 半導体装置
US6191632B1 (en) * 1998-07-24 2001-02-20 Matsushita Electric Industrial Co., Ltd. Clock generation circuit and semiconductor integrated circuit
JP3769940B2 (ja) * 1998-08-06 2006-04-26 株式会社日立製作所 半導体装置
JP2000163961A (ja) * 1998-11-26 2000-06-16 Mitsubishi Electric Corp 同期型半導体集積回路装置
AU749867B2 (en) * 1998-12-03 2002-07-04 Hunter Douglas Industries Bv End cap and mounting support combination
JP3196844B2 (ja) * 1998-12-17 2001-08-06 日本電気株式会社 位相調整回路
JP2000188540A (ja) * 1998-12-21 2000-07-04 Fujitsu Ltd クロック発生回路
JP3991589B2 (ja) * 1999-01-29 2007-10-17 セイコーエプソン株式会社 クロック生成回路およびそれを用いた半導体集積回路
JP2000244309A (ja) * 1999-02-18 2000-09-08 Mitsubishi Electric Corp クロック生成回路および半導体装置
JP2000311028A (ja) * 1999-04-28 2000-11-07 Hitachi Ltd 位相制御回路、半導体装置及び半導体メモリ
US6288585B1 (en) * 1999-06-18 2001-09-11 Fujitsu Limited Semiconductor device using external power voltage for timing sensitive signals
JP4190662B2 (ja) * 1999-06-18 2008-12-03 エルピーダメモリ株式会社 半導体装置及びタイミング制御回路
JP3906016B2 (ja) * 1999-08-17 2007-04-18 株式会社東芝 同期回路
JP2001068650A (ja) * 1999-08-30 2001-03-16 Hitachi Ltd 半導体集積回路装置
JP3416083B2 (ja) * 1999-08-31 2003-06-16 株式会社日立製作所 半導体装置
JP2001195355A (ja) * 2000-01-14 2001-07-19 Sony Corp データ処理回路
JP2002184181A (ja) * 2000-03-24 2002-06-28 Mitsubishi Electric Corp 半導体記憶装置
US6606004B2 (en) * 2000-04-20 2003-08-12 Texas Instruments Incorporated System and method for time dithering a digitally-controlled oscillator tuning input
JP4060514B2 (ja) * 2000-05-22 2008-03-12 株式会社東芝 同期信号発生回路
JP4443728B2 (ja) * 2000-06-09 2010-03-31 株式会社ルネサステクノロジ クロック発生回路
JP3888603B2 (ja) * 2000-07-24 2007-03-07 株式会社ルネサステクノロジ クロック生成回路および制御方法並びに半導体記憶装置
JP3807593B2 (ja) * 2000-07-24 2006-08-09 株式会社ルネサステクノロジ クロック生成回路および制御方法並びに半導体記憶装置
JP2002093167A (ja) * 2000-09-08 2002-03-29 Mitsubishi Electric Corp 半導体記憶装置
JP3830020B2 (ja) * 2000-10-30 2006-10-04 株式会社日立製作所 半導体集積回路装置
KR100516742B1 (ko) * 2001-12-28 2005-09-22 주식회사 하이닉스반도체 클럭 동기 장치
KR100560644B1 (ko) * 2002-01-09 2006-03-16 삼성전자주식회사 클럭 동기회로를 구비하는 집적회로장치

Similar Documents

Publication Publication Date Title
JP2001068650A5 (https=)
US6703879B2 (en) Clock generation circuit, control method of clock generation circuit and semiconductor memory device
Matano et al. A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer
KR100291119B1 (ko) 반도체집적회로
US7969802B2 (en) Apparatus and method of generating output enable signal for semiconductor memory apparatus
US6265918B1 (en) Clock signal processing circuit and semiconductor device in which a clock signal is processed in improved method
KR20100099879A (ko) 피브이티 변동에 둔감한 딜레이 라인을 갖는 지연 고정 루프회로
US6198327B1 (en) Pulse generator with improved high speed performance for generating a constant pulse width
KR100630349B1 (ko) 반도체 장치
CN109643990A (zh) 用于瞬时启动四相信号发生器的设备和方法
US8344783B2 (en) Delay circuit and method for delaying signal
US9559710B2 (en) Semiconductor device including oscillator
US5940344A (en) Synchronous semiconductor memory device including internal clock signal generation circuit that generates an internal clock signal synchronizing in phase with external clock signal at high precision
US7623394B2 (en) High voltage generating device of semiconductor device
US6614278B2 (en) Pulsed signal transition delay adjusting circuit
US6346841B2 (en) Pulse generator
JP2001195149A (ja) 内部クロック信号発生回路
US7492645B2 (en) Internal voltage generator for semiconductor memory device
JPH11260053A (ja) 半導体記憶装置の昇圧回路
US6182234B1 (en) Clock control circuit
KR100668739B1 (ko) 오실레이터 회로
Kumar et al. Simulation and analysis of a digitally controlled differential delay circuit under process, voltage, temperature and noise due to injection of high current
JP4582841B2 (ja) 半導体装置
US6472907B2 (en) Input buffer of a semiconductor device that gives only a small scattering in delay time
KR100272559B1 (ko) 회로 감소형 에스엠디(smd) 회로