DE102013101218A1 - Halbleiterspeichervorrichtung - Google Patents

Halbleiterspeichervorrichtung Download PDF

Info

Publication number
DE102013101218A1
DE102013101218A1 DE102013101218A DE102013101218A DE102013101218A1 DE 102013101218 A1 DE102013101218 A1 DE 102013101218A1 DE 102013101218 A DE102013101218 A DE 102013101218A DE 102013101218 A DE102013101218 A DE 102013101218A DE 102013101218 A1 DE102013101218 A1 DE 102013101218A1
Authority
DE
Germany
Prior art keywords
control signal
data
circuit
signal
semiconductor memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE102013101218A
Other languages
German (de)
English (en)
Inventor
Kyo-Min Sohn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE102013101218A1 publication Critical patent/DE102013101218A1/de
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1009—Data masking during input/output
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1675—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5647—Multilevel memory with bit inversion arrangement

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Semiconductor Memories (AREA)
DE102013101218A 2012-02-28 2013-02-07 Halbleiterspeichervorrichtung Pending DE102013101218A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2012-0020397 2012-02-28
KR1020120020397A KR20130098681A (ko) 2012-02-28 2012-02-28 반도체 메모리 장치

Publications (1)

Publication Number Publication Date
DE102013101218A1 true DE102013101218A1 (de) 2013-08-29

Family

ID=48950912

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102013101218A Pending DE102013101218A1 (de) 2012-02-28 2013-02-07 Halbleiterspeichervorrichtung

Country Status (6)

Country Link
US (4) US9087592B2 (https=)
JP (2) JP6073150B2 (https=)
KR (1) KR20130098681A (https=)
CN (2) CN107993684B (https=)
DE (1) DE102013101218A1 (https=)
TW (1) TWI584299B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109726154A (zh) * 2017-10-27 2019-05-07 三星电子株式会社 执行多个数据总线倒置的方法及执行该方法的存储器器件

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8750053B2 (en) * 2011-06-09 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. SRAM multiplexing apparatus
KR20130098681A (ko) * 2012-02-28 2013-09-05 삼성전자주식회사 반도체 메모리 장치
KR20140072276A (ko) * 2012-11-29 2014-06-13 삼성전자주식회사 불휘발성 메모리 및 불휘발성 메모리의 동작 방법
US9064602B2 (en) * 2013-10-23 2015-06-23 International Business Machines Corporation Implementing memory device with sub-bank architecture
KR20150050834A (ko) * 2013-11-01 2015-05-11 에스케이하이닉스 주식회사 반도체 장치 및 이를 포함하는 메모리 시스템
US9411391B2 (en) * 2014-02-07 2016-08-09 Apple Inc. Multistage low leakage address decoder using multiple power modes
KR102169615B1 (ko) * 2014-04-03 2020-10-26 에스케이하이닉스 주식회사 반도체 메모리 장치
KR20160076889A (ko) * 2014-12-23 2016-07-01 에스케이하이닉스 주식회사 반도체장치 및 반도체시스템
US10262712B2 (en) 2015-03-09 2019-04-16 Toshiba Memory Corporation Memory device with a control circuit to control data reads
JP2017123208A (ja) * 2016-01-06 2017-07-13 ルネサスエレクトロニクス株式会社 半導体記憶装置
US10008287B2 (en) 2016-07-22 2018-06-26 Micron Technology, Inc. Shared error detection and correction memory
US10373657B2 (en) * 2016-08-10 2019-08-06 Micron Technology, Inc. Semiconductor layered device with data bus
US10672663B2 (en) 2016-10-07 2020-06-02 Xcelsis Corporation 3D chip sharing power circuit
US10600780B2 (en) 2016-10-07 2020-03-24 Xcelsis Corporation 3D chip sharing data bus circuit
CN119028958A (zh) 2016-10-07 2024-11-26 艾克瑟尔西斯公司 直接键合原生互连件和有源基部管芯
US10672745B2 (en) * 2016-10-07 2020-06-02 Xcelsis Corporation 3D processor
US10600691B2 (en) 2016-10-07 2020-03-24 Xcelsis Corporation 3D chip sharing power interconnect layer
US10672744B2 (en) 2016-10-07 2020-06-02 Xcelsis Corporation 3D compute circuit with high density Z-axis interconnects
US10593667B2 (en) 2016-10-07 2020-03-17 Xcelsis Corporation 3D chip with shielded clock lines
US10672743B2 (en) * 2016-10-07 2020-06-02 Xcelsis Corporation 3D Compute circuit with high density z-axis interconnects
US10600735B2 (en) 2016-10-07 2020-03-24 Xcelsis Corporation 3D chip sharing data bus
US10580757B2 (en) 2016-10-07 2020-03-03 Xcelsis Corporation Face-to-face mounted IC dies with orthogonal top interconnect layers
US10580735B2 (en) 2016-10-07 2020-03-03 Xcelsis Corporation Stacked IC structure with system level wiring on multiple sides of the IC die
US10586786B2 (en) 2016-10-07 2020-03-10 Xcelsis Corporation 3D chip sharing clock interconnect layer
US10719762B2 (en) 2017-08-03 2020-07-21 Xcelsis Corporation Three dimensional chip structure implementing machine trained network
KR102663804B1 (ko) 2016-11-30 2024-05-07 에스케이하이닉스 주식회사 반도체장치
KR102738401B1 (ko) * 2016-12-07 2024-12-04 삼성전자주식회사 반도체 소자
KR102406719B1 (ko) * 2016-12-09 2022-06-07 삼성전자주식회사 반도체 장치 및 그 제조 방법
JP6995377B2 (ja) * 2017-02-14 2022-02-04 国立大学法人東北大学 メモリ装置
US9947419B1 (en) 2017-03-28 2018-04-17 Qualcomm Incorporated Apparatus and method for implementing design for testability (DFT) for bitline drivers of memory circuits
KR102432849B1 (ko) * 2017-09-08 2022-08-17 에스케이하이닉스 주식회사 데이터 제어 회로 및 이를 포함하는 반도체 메모리 장치 및 반도체 시스템
JP2019057053A (ja) 2017-09-20 2019-04-11 東芝メモリ株式会社 半導体記憶装置
KR102538703B1 (ko) * 2018-05-02 2023-06-01 에스케이하이닉스 주식회사 모드레지스터제어회로를 포함하는 반도체시스템
US10699763B2 (en) * 2018-05-18 2020-06-30 Marvell International Ltd. Merged write driver based on local source line MRAM architecture
US10664432B2 (en) 2018-05-23 2020-05-26 Micron Technology, Inc. Semiconductor layered device with data bus inversion
US10957382B2 (en) * 2018-08-09 2021-03-23 Micron Technology, Inc. Integrated assemblies comprising vertically-stacked memory array decks and folded digit line connections
US10747909B2 (en) * 2018-09-25 2020-08-18 Northrop Grumman Systems Corporation System architecture to mitigate memory imprinting
US10754993B2 (en) * 2018-09-25 2020-08-25 Northrop Grumman Systems Corporation Architecture to mitigate configuration memory imprinting in programmable logic
US10964702B2 (en) 2018-10-17 2021-03-30 Micron Technology, Inc. Semiconductor device with first-in-first-out circuit
KR102685463B1 (ko) * 2019-03-12 2024-07-17 에스케이하이닉스 주식회사 반도체 장치
JP2020166346A (ja) * 2019-03-28 2020-10-08 ラピスセミコンダクタ株式会社 半導体記憶装置
US10998037B2 (en) * 2019-05-07 2021-05-04 Memryx Incorporated Memory processing units and methods of computing dot products
KR102634614B1 (ko) * 2019-07-12 2024-02-08 에스케이하이닉스 주식회사 수직형 메모리 장치
CN110390973B (zh) * 2019-07-22 2021-08-17 上海兆芯集成电路有限公司 存储器控制器
US11081192B2 (en) * 2019-10-30 2021-08-03 SanDiskTechnologies LLC Memory plane structure for ultra-low read latency applications in non-volatile memories
US11599299B2 (en) 2019-11-19 2023-03-07 Invensas Llc 3D memory circuit
JP2021140851A (ja) * 2020-03-06 2021-09-16 キオクシア株式会社 半導体記憶装置
US20200251159A1 (en) 2020-04-21 2020-08-06 Intel Corporation Stacked memory device with end to end data bus inversion
KR20240043298A (ko) 2022-09-27 2024-04-03 삼성전자주식회사 글로벌 입출력 라인의 부하에 의한 영향을 감소시킬 수 있는 반도체 메모리 장치 및 이의 동작 방법
KR20240068224A (ko) 2022-11-10 2024-05-17 에스케이하이닉스 주식회사 데이터 버스 인버전 회로 및 이를 포함하는 반도체 장치
US12154641B2 (en) * 2022-11-24 2024-11-26 Nanya Technology Corporation Testing method and testing system
US12566878B2 (en) 2024-01-01 2026-03-03 Bank Of America Corporation Data sanitizer

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120020397A (ko) 2010-08-30 2012-03-08 삼성엘이디 주식회사 모듈 검사 장치 및 검사 방법

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3910650B2 (ja) * 1995-03-30 2007-04-25 沖電気工業株式会社 半導体記憶装置
JPH09320258A (ja) * 1996-05-28 1997-12-12 Hitachi Ltd Ｓｄｒａｍ、メモリモジュール、及びデータ処理装置
JPH10223000A (ja) 1997-02-04 1998-08-21 Mitsubishi Electric Corp 半導体記憶装置
JP3908908B2 (ja) * 1999-01-22 2007-04-25 株式会社ルネサステクノロジ 半導体集積回路装置
JP4600792B2 (ja) * 2000-07-13 2010-12-15 エルピーダメモリ株式会社 半導体装置
JP3827540B2 (ja) * 2001-06-28 2006-09-27 シャープ株式会社 不揮発性半導体記憶装置および情報機器
JP2003338175A (ja) * 2002-05-20 2003-11-28 Mitsubishi Electric Corp 半導体回路装置
KR100546335B1 (ko) * 2003-07-03 2006-01-26 삼성전자주식회사 데이터 반전 스킴을 가지는 반도체 장치
KR100481820B1 (ko) * 2002-09-26 2005-04-11 (주)실리콘세븐 패러티로서 비유효한 출력 데이터를 보정하는 에스램 호한메모리와 그 구동방법
KR100546339B1 (ko) * 2003-07-04 2006-01-26 삼성전자주식회사 차동 데이터 스트로빙 모드와 데이터 반전 스킴을 가지는단일 데이터 스트로빙 모드를 선택적으로 구현할 수 있는반도체 장치
KR100542712B1 (ko) * 2003-08-25 2006-01-11 주식회사 하이닉스반도체 동기형 디램의 라이트 패스 구조
JP2006004475A (ja) * 2004-06-15 2006-01-05 Toshiba Corp 半導体集積回路装置
JP2006216136A (ja) * 2005-02-02 2006-08-17 Toshiba Corp 半導体記憶装置
KR100826654B1 (ko) * 2007-04-24 2008-05-06 주식회사 하이닉스반도체 플래시 메모리소자의 동작방법 및 이를 위한 제어회로
KR101031519B1 (ko) * 2007-12-20 2011-04-29 주식회사 하이닉스반도체 반도체 메모리 입출력 장치
KR100954109B1 (ko) * 2008-08-29 2010-04-23 주식회사 하이닉스반도체 데이터 입력회로 및 이를 포함하는 반도체 메모리장치
KR100933806B1 (ko) * 2008-09-22 2009-12-24 주식회사 하이닉스반도체 반도체 메모리장치
KR20100053202A (ko) 2008-11-12 2010-05-20 삼성전자주식회사 Ｒｄｂｉ 기능을 지원하는 반도체 메모리 장치 및 그 테스트 방법
KR100974223B1 (ko) * 2008-11-13 2010-08-06 주식회사 하이닉스반도체 데이터 버스 인버전 기능을 갖는 반도체 집적회로
KR100980424B1 (ko) * 2008-12-24 2010-09-07 주식회사 하이닉스반도체 반도체 메모리 장치 및 데이터 리드 방법
KR20100124593A (ko) * 2009-05-19 2010-11-29 주식회사 하이닉스반도체 반도체 메모리 장치
EP2894571B1 (en) 2009-07-13 2017-03-08 Rambus Inc. Encoding data using combined data mask and data bus inversion
JP2011081732A (ja) * 2009-10-09 2011-04-21 Elpida Memory Inc 半導体装置及びその調整方法並びにデータ処理システム
JP5595708B2 (ja) * 2009-10-09 2014-09-24 ピーエスフォー ルクスコ エスエイアールエル 半導体装置及びその調整方法並びにデータ処理システム
KR101688050B1 (ko) * 2009-12-22 2016-12-21 삼성전자 주식회사 반도체 장치 및 반도체 장치의 리드 또는 라이트 동작 수행 방법
KR101090329B1 (ko) * 2010-02-25 2011-12-07 주식회사 하이닉스반도체 메모리장치, 메모리장치의 동작방법 및 제어방법
KR101728068B1 (ko) * 2010-06-01 2017-04-19 삼성전자 주식회사 적층 반도체 메모리 장치, 이를 포함하는 메모리 시스템, 및 관통전극 결함리페어 방법
KR20130098681A (ko) * 2012-02-28 2013-09-05 삼성전자주식회사 반도체 메모리 장치

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120020397A (ko) 2010-08-30 2012-03-08 삼성엘이디 주식회사 모듈 검사 장치 및 검사 방법

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109726154A (zh) * 2017-10-27 2019-05-07 三星电子株式会社 执行多个数据总线倒置的方法及执行该方法的存储器器件
CN109726154B (zh) * 2017-10-27 2023-07-18 三星电子株式会社 执行多个数据总线倒置的方法及执行该方法的存储器器件

Also Published As

Publication number Publication date
JP2013178868A (ja) 2013-09-09
CN107993684B (zh) 2021-07-13
US20170221534A1 (en) 2017-08-03
TWI584299B (zh) 2017-05-21
CN103295616B (zh) 2018-01-02
US20150318028A1 (en) 2015-11-05
KR20130098681A (ko) 2013-09-05
CN107993684A (zh) 2018-05-04
US20130223140A1 (en) 2013-08-29
JP6465846B2 (ja) 2019-02-06
US9640233B2 (en) 2017-05-02
JP6073150B2 (ja) 2017-02-01
CN103295616A (zh) 2013-09-11
US9390780B2 (en) 2016-07-12
JP2017016727A (ja) 2017-01-19
TW201335946A (zh) 2013-09-01
US10014037B2 (en) 2018-07-03
US20160322085A1 (en) 2016-11-03
US9087592B2 (en) 2015-07-21

Similar Documents

Publication Publication Date Title
DE102013101218A1 (de) Halbleiterspeichervorrichtung
DE102018108702A1 (de) Gestapelte Speichervorrichtung, System mit derselben und verbundenes Verfahren
TW303522B (https=)
DE102012104474A1 (de) Speichervorrichtung
DE102018122491A1 (de) Halbleiterspeichervorrichtung und verfahren zum betreiben derselben
TW201737252A (zh) 針對雙埠式靜態隨機存取記憶體(dp-sram)的飛跨式與交錯式位元線架構
DE102018131032A1 (de) Speichervorrichtung, die einen Berechnungs-Überspringmodus unterstützt
DE102013108516A1 (de) Architektur einer magnetoresistiven Speichervorrichtung
DE10317130A1 (de) An eine Mehrzahl von Gehäusearten angepasste Halbleiterschaltungsvorrichtung
DE10350865A1 (de) Speicherbaustein mit variabel verzögerter Spaltenauswahl
US20250279122A1 (en) Transmitting data signals on separate layers of a memory module, and related methods and apparatuses
US9978438B2 (en) Device having multiple switching buffers for data paths controlled based on IO configuration modes
DE102006062383B4 (de) Halbleiterspeicherelement und System für ein Halbleiterspeicherelement
JP2010092580A (ja) 積層メモリ素子
DE19928454A1 (de) Speichervorrichtung mit Reihendecodierer
DE102021106147A1 (de) Leseverstärkerarchitektur für vorgänge mit niedriger versorgungsspannung
DE60308076T2 (de) Einbrennsystem und -verfahren für verbesserte Speicherzuverlässigkeit
DE102007019545A1 (de) Dateninversionsvorrichtung und -verfahren
US10522235B2 (en) Repair fuse latches using static random access memory array
US12367919B2 (en) Word line driver circuitry including shared driver gates, and associated methods, devices, and systems
KR20010002116A (ko) 스태틱 랜덤 액세스 메모리를 다이내믹 랜덤 액세스 메모리와 로직회로 사이에서 버퍼로 사용하는 반도체 집적회로
DE602004006795T2 (de) Verteilte Speicher- und Logikschaltungen
JP2013065366A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R016 Response to examination communication