US8778745B2 - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device Download PDF

Info

Publication number
US8778745B2
US8778745B2 US13/159,830 US201113159830A US8778745B2 US 8778745 B2 US8778745 B2 US 8778745B2 US 201113159830 A US201113159830 A US 201113159830A US 8778745 B2 US8778745 B2 US 8778745B2
Authority
US
United States
Prior art keywords
film
treatment chamber
semiconductor film
equal
hydrogen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/159,830
Other languages
English (en)
Other versions
US20110318888A1 (en
Inventor
Ryu Komatsu
Yasuhiro Jinbo
Hidekazu Miyairi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JINBO, YASUHIRO, KOMATSU, RYU, MIYAIRI, HIDEKAZU
Publication of US20110318888A1 publication Critical patent/US20110318888A1/en
Application granted granted Critical
Publication of US8778745B2 publication Critical patent/US8778745B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02—Pretreatment of the material to be coated
    • C23C16/0272—Deposition of sub-layers, e.g. to promote the adhesion of the main coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523—Pulsed gas flow or change of composition over time
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/50—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
    • C23C16/515—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using pulsed discharges
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02488—Insulating materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02502—Layer structure consisting of two layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6732—Bottom-gate only TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/6737—Thin-film transistors [TFT] characterised by the electrodes characterised by the electrode materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6745—Polycrystalline or microcrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40—Crystalline structures

Definitions

  • the present invention relates to a method for forming a microcrystalline semiconductor film, a method for manufacturing a semiconductor device including the microcrystalline semiconductor film, and a display device.
  • a semiconductor device means all types of devices which can function by utilizing semiconductor characteristics
  • a display device an electro-optical device, a photoelectric conversion device, a semiconductor circuit, and an electronic device are all semiconductor devices.
  • a thin film transistor whose channel region is formed using a semiconductor film which is formed over a substrate having an insulating surface is known.
  • Techniques in which amorphous silicon, microcrystalline silicon, or polycrystalline silicon is used for the semiconductor film which is used for the channel region of the thin film transistor have been disclosed (see Patent Documents 1 to 5).
  • a typical application of the thin film transistor is a liquid crystal television device, in which the thin film transistor is practically used as a switching transistor in each pixel in a display screen.
  • a photoelectric conversion device has been developed in which microcrystalline silicon as crystalline silicon that can be formed by a plasma CVD method is used for a semiconductor film having a function of photoelectric conversion (for example, see Patent Document 6).
  • a thin film transistor whose channel region is formed using an amorphous silicon film has problems of low field-effect mobility and low on-state current.
  • a thin film transistor whose channel region is formed using a microcrystalline silicon film has a problem in that, though the field-effect mobility is improved, the off-state current is higher than that of the thin film transistor whose channel region is formed using an amorphous silicon film and thus sufficient switching characteristics cannot be obtained.
  • a thin film transistor whose channel region is formed using a polycrystalline silicon film features in that the field-effect mobility is far higher and the on-state current is higher than those of the above-described two kinds of thin film transistors. These features enable this kind of thin film transistor to be used not only as a switching transistor in a pixel but also as an element of a driver circuit that needs to drive at high speed.
  • a manufacturing process of the thin film transistor whose channel region is formed using a polycrystalline silicon film involves a crystallization step for a semiconductor film and has a problem of higher manufacturing costs, as compared to a manufacturing process of the thin film transistor whose channel region is formed using an amorphous silicon film.
  • a laser annealing technique necessary in the process for forming a polycrystalline silicon film has a problem in that large-screen liquid crystal panels cannot be produced efficiently because the laser irradiation area is small.
  • the size of a glass substrate for manufacturing display panels has grown in the following ascending order: the 3rd generation (550 mm ⁇ 650 mm), the 3.5th generation (600 mm ⁇ 720 mm or 620 mm ⁇ 750 mm), the 4th generation (680 mm ⁇ 880 mm or 730 mm ⁇ 920 mm), the 5th generation (1100 mm ⁇ 1300 mm), the 6th generation (1500 mm ⁇ 1850 mm), the 7th generation (1870 mm ⁇ 2200 mm), the 8th generation (2200 mm ⁇ 2400 mm), the 9th generation (2400 mm ⁇ 2800 mm), and the 10th generation (2950 mm ⁇ 3400 mm).
  • the increase in size of the glass substrate is based on the concept of minimum cost design.
  • An object of one embodiment of the present invention is to provide a method for manufacturing a semiconductor device which has favorable electrical characteristics with high productivity.
  • a seed including mixed phase grains having high crystallinity is formed with low grain density under a first condition, and then a microcrystalline semiconductor film is formed under a second condition which allows the mixed phase grains to grow so that a space between the mixed phase grains is filled.
  • the first condition which allows the grain density of the mixed phase grains with high crystallinity to be low is a condition that the flow rate of hydrogen is greater than or equal to 50 times and less than or equal to 1000 times that of a deposition gas containing silicon or germanium so that the deposition gas is diluted, and that the pressure in a treatment chamber is higher than or equal to 67 Pa and lower than or equal to 1333 Pa.
  • the second condition which allows the mixed phase grains to grow so that the space between the mixed phase grains to be filled is a condition that hydrogen and the deposition gas containing silicon or germanium are introduced into the treatment chamber with the flow ratio of hydrogen to the deposition gas containing silicon or germanium periodically changed, and that the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa.
  • One embodiment of the present invention is a method for forming a microcrystalline semiconductor film, including the steps of forming a seed which includes mixed phase grains including an amorphous silicon region and a crystallite that is regarded as a single crystal by a plasma CVD method under a first condition; and forming a microcrystalline semiconductor film over the seed by a plasma CVD method under a second condition.
  • the first condition is a condition that a gas containing hydrogen and a deposition gas containing silicon or germanium is used as a source gas introduced into a treatment chamber, that the flow rate of hydrogen is greater than or equal to 50 times and less than or equal to 1000 times that of the deposition gas so that the deposition gas is diluted, and that the pressure in the treatment chamber is higher than or equal to 67 Pa and lower than or equal to 1333 Pa.
  • the second condition is a condition that hydrogen and the deposition gas containing silicon or germanium are introduced into the treatment chamber with the flow ratio of hydrogen to the deposition gas containing silicon or germanium periodically changed, and that the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa.
  • periodically changing the flow ratio of hydrogen to the deposition gas containing silicon or germanium means periodically changing the flow rate of hydrogen or periodically changing the flow rate of the deposition gas containing silicon or germanium.
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is low, crystal growth of a microcrystalline semiconductor is preferentially performed.
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is high, etching of an amorphous semiconductor is preferentially performed.
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is low, for example, when the flow rate of hydrogen is greater than or equal to 100 times and less than or equal to 2000 times that of the deposition gas, the crystal growth of the microcrystalline semiconductor can be preferentially performed.
  • the seed includes, in its category, the one in which the mixed phase grains are dispersed and the one in which the mixed phase grain is continuous (that is, the seed has a film shape). It is preferable to determine the power for generating plasma as appropriate depending on the flow ratio of hydrogen to the deposition gas containing silicon or germanium.
  • a second microcrystalline semiconductor film may be formed over the microcrystalline semiconductor film by a plasma CVD method under a third condition.
  • the third condition is a condition that a gas containing hydrogen and the deposition gas containing silicon or germanium is used as a source gas introduced into the treatment chamber, that the flow ratio of hydrogen to the deposition gas is higher than that in the second condition so that the deposition gas is diluted, and that the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa.
  • a rare gas can be added to the source gas used in at least one of the first condition, the second condition, and the third condition.
  • a seed including mixed phase grains having high crystallinity is formed with low grain density over an insulating film by a plasma CVD method under a first condition, and then a microcrystalline semiconductor film is formed by a plasma CVD method under a second condition which allows crystals of the mixed phase grains to grow so that a space in the seed is filled.
  • Another embodiment of the present invention is a method for manufacturing a semiconductor device including a thin film transistor whose channel region is formed using the seed and the microcrystalline semiconductor film.
  • Another embodiment of the present invention is a method for manufacturing a photoelectric conversion device in which the seed and the microcrystalline semiconductor film are used as at least one of a semiconductor film having p-type conductivity, a semiconductor film having n-type conductivity, and a semiconductor film having a function of photoelectric conversion.
  • a microcrystalline semiconductor film having high crystallinity can be formed. Further, a semiconductor device having favorable electrical characteristics can be manufactured with high productivity.
  • FIGS. 1A and 1B are cross-sectional views illustrating a method for forming a microcrystalline semiconductor film, according to one embodiment of the present invention.
  • FIG. 2 illustrates a method for forming a microcrystalline semiconductor film, according to one embodiment of the present invention.
  • FIG. 3 is a cross-sectional view illustrating a method for forming a microcrystalline semiconductor film, according to one embodiment of the present invention.
  • FIGS. 4A to 4D are cross-sectional views illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIGS. 5A and 5B are cross-sectional views each illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIGS. 6A to 6C are cross-sectional views illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIGS. 7A to 7D are top views each illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIGS. 8A to 8C are cross-sectional views illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIG. 9 is a cross-sectional view illustrating a method for manufacturing a semiconductor device, according to one embodiment of the present invention.
  • FIGS. 10A to 10E are cross-sectional views illustrating one embodiment of a method for manufacturing a photoelectric conversion device.
  • FIG. 11 is a perspective view illustrating one example of an electronic book reader.
  • FIGS. 12A and 12B are perspective views illustrating examples of a television set and a digital photo frame.
  • FIG. 13 is a perspective view illustrating one example of a portable computer.
  • FIG. 14 is a graph showing the etching rate of a semiconductor film.
  • FIGS. 15A and 15B are each a SEM photograph of a microcrystalline silicon film.
  • FIGS. 16A and 16B are each a graph showing the current-voltage characteristics of a thin film transistor.
  • FIGS. 17A and 17B are graphs showing the X-ray diffraction intensity of a microcrystalline silicon film.
  • FIGS. 1A and 1B and FIG. 2 a method for forming a microcrystalline semiconductor film having high density and high crystallinity will be described with reference to FIGS. 1A and 1B and FIG. 2 .
  • an insulating film 55 is formed over a substrate 51 , and a seed 57 is formed over the insulating film 55 .
  • the substrate 51 a glass substrate, a ceramic substrate, a plastic substrate which has high heat resistance enough to withstand a process temperature of this manufacturing process, or the like can be used.
  • a metal substrate such as a stainless steel substrate, provided with an insulating film on its surface may be used.
  • the glass substrate for example, an alkali-free glass substrate of barium borosilicate glass, aluminoborosilicate glass, aluminosilicate glass, or the like may be used. Note that there is no limitation on the size of the substrate 51 . For example, any of glass substrates of the 3rd to 10th generations which are often used in the field of the above flat panel displays can be used.
  • the insulating film 55 can be formed as a single layer or a stacked layer using a silicon oxide film, a silicon oxynitride film, a silicon nitride film, a silicon nitride oxide film, an aluminum oxide film, an aluminum nitride film, an aluminum oxynitride film, or an aluminum nitride oxide film by a CVD method, a sputtering method, or the like.
  • silicon oxynitride means silicon that contains more oxygen than nitrogen.
  • silicon oxynitride preferably contains oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 50 at. % to 70 at. %, 0.5 at. % to 15 at. %, 25 at. % to 35 at. %, and 0.1 at. % to 10 at. %, respectively.
  • silicon nitride oxide means silicon that contains more nitrogen than oxygen.
  • silicon nitride oxide preferably contains oxygen, nitrogen, silicon, and hydrogen at concentrations ranging from 5 at. % to 30 at. %, 20 at. % to 55 at. %, 25 at. % to 35 at. %, and 10 at. % to 30 at. %, respectively. Note that percentages of nitrogen, oxygen, silicon, and hydrogen fall within the ranges given above, where the total number of atoms contained in the silicon oxynitride or the silicon nitride oxide is defined as 100 at. %.
  • the seed 57 is formed using a microcrystalline semiconductor film typified by a microcrystalline silicon film, a microcrystalline silicon germanium film, a microcrystalline germanium film, or the like.
  • the seed 57 includes, in its category, the one in which a plurality of mixed phase grains is dispersed, the one having a film shape in which a mixed phase grain is continuous, and the one having a film shape in which a mixed phase grain and an amorphous semiconductor are each continuous. Therefore, the seed 57 may have a space 57 b between adjacent mixed phase grains 57 a without the mixed phase grains 57 a and/or the amorphous semiconductors being in contact with each other.
  • the seed 57 includes the mixed phase grains having high crystallinity with low grain density (corresponding to the existing percentage of the mixed phase grains in a seed).
  • the mixed phase grains include an amorphous semiconductor region and crystallites regarded as single crystals. In some cases, the mixed phase grains may include a twin crystal.
  • the seed 57 is formed in a treatment chamber of a plasma CVD apparatus by glow discharge plasma with the use of a mixture of hydrogen and a deposition gas containing silicon or germanium, under a first condition which allows the mixed phase grains having high crystallinity to be formed with low grain density in the seed.
  • the seed 57 is formed by glow discharge plasma with the use of a mixture of hydrogen, a deposition gas containing silicon or germanium, and a rare gas such as helium, argon, neon, krypton, or xenon.
  • microcrystalline silicon, microcrystalline silicon germanium, microcrystalline germanium, or the like is formed under the first condition that the flow rate of hydrogen is greater than or equal to 50 times and less than or equal to 1000 times that of the deposition gas containing silicon or germanium so that the deposition gas is diluted, and that the pressure in the treatment chamber is higher than or equal to 67 Pa and lower than or equal to 1333 Pa (higher than or equal to 0.5 Torr and lower than or equal to 10 Torr).
  • the deposition temperature at this time is preferably room temperature to 300° C., more preferably 150° C. to 280° C.
  • the distance between an upper electrode and a lower electrode is set to a distance which allows generation of plasma.
  • the first condition crystal growth is promoted and the crystallinity of the mixed phase grains 57 a in the seed 57 is improved. That is, the size of the crystallites included in the mixed phase grains 57 a in the seed 57 is increased. Further, the space 57 b is formed between the adjacent mixed phase grains 57 a . Accordingly, the grain density of the mixed phase grains 57 a is lowered.
  • Typical examples of the deposition gas containing silicon or germanium include SiH 4 , Si 2 H 6 , GeH 4 , Ge 2 H 6 , and the like.
  • the deposition rate of the seed 57 can be increased.
  • the deposition rate is increased, so that the amount of impurities mixed in the seed 57 can be reduced.
  • the crystallinity of the seed 57 can be increased.
  • glow discharge plasma is generated by application of high-frequency power with a frequency of 3 MHz to 30 MHz, typically, 13.56 MHz or 27.12 MHz in the HF band, or high-frequency power with a frequency of approximately 30 MHz to 300 MHz in the VHF band, typically 60 MHz.
  • glow discharge plasma is generated by application of high-frequency power with a microwave of 1 GHz or higher.
  • pulsed oscillation by which high-frequency power is applied in a pulsed manner or continuous oscillation by which high-frequency power is applied continuously can be employed.
  • by superimposing high-frequency power in the HF band and high-frequency power in the VHF band on each other unevenness of plasma in a large-sized substrate is also reduced, so that uniformity can be improved and the deposition rate can be increased.
  • the flow rate of hydrogen is set higher than that of the deposition gas containing silicon or germanium as described above, whereby the amorphous semiconductor contained in the seed 57 is etched while the seed 57 is deposited, so that the mixed phase grains 57 a having high crystallinity are formed and the space 57 b is formed between the adjacent mixed phase grains 57 a .
  • Optimal conditions differ depending on an apparatus structure and chemical states of a surface on which a film is to be formed; however, when the mixed phase grains 57 a are hardly deposited, the flow rate of hydrogen may be set lower than that of the deposition gas containing silicon or germanium or the RF electric power may be reduced.
  • the flow rate of hydrogen may be set higher than that of the deposition gas containing silicon or germanium or the RF electric power may be increased.
  • the state of deposition of the seed 57 can be evaluated by SEM (scanning electron microscopy) and Raman spectroscopy.
  • the seed 57 can have favorable crystallinity and have a preferable space between the mixed phase grains.
  • the mixed phase grains 57 a are formed while the amorphous semiconductor region in the seed 57 is etched.
  • the mixed phase grains 57 a are formed with low grain density. Note that when the seed 57 is formed under the first condition of this embodiment, variation in grain size of the mixed phase grains is caused in some cases.
  • the seed 57 can be formed to be dense in such a manner that, before the seed 57 is formed, plasma is generated in an atmosphere containing fluorine such as a fluorine atmosphere, a nitrogen fluoride atmosphere, or a silane fluoride atmosphere, and then the insulating film 55 is exposed to the fluorine plasma.
  • a deposition gas containing silicon or germanium is introduced into the treatment chamber while a gas in the treatment chamber of the CVD apparatus is removed so that impurity elements in the treatment chamber are removed.
  • the amount of the impurity elements in the seed 57 can be reduced.
  • the seed 57 can be formed to be dense in such a manner that, before the seed 57 is formed, plasma is generated in an atmosphere containing fluorine such as a fluorine atmosphere, a nitrogen fluoride atmosphere, or a silane fluoride atmosphere, and then the insulating film 55 is exposed to the fluorine plasma.
  • a microcrystalline semiconductor film 59 is formed over the seed 57 .
  • the microcrystalline semiconductor film 59 is formed under a condition which allows crystals of the seed 57 to grow so that the space between the mixed phase grains is filled.
  • the thickness of the microcrystalline semiconductor film 59 is preferably greater than or equal to 30 nm and less than or equal to 100 nm.
  • the microcrystalline semiconductor film 59 is formed in the treatment chamber of the plasma CVD apparatus by glow discharge plasma with the use of the mixture of hydrogen and the deposition gas containing silicon or germanium under a second condition.
  • the microcrystalline semiconductor film 59 may be formed by glow discharge plasma with the use of a mixture of a source gas of the second condition and a rare gas such as helium, argon, neon, krypton, or xenon.
  • the second condition is as follows: the flow ratio of hydrogen to the deposition gas containing silicon or germanium is periodically changed, and the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa (higher than or equal to 10 Torr and lower than or equal to 100 Torr).
  • Periodically changing the flow ratio of hydrogen to the deposition gas containing silicon or germanium means periodically changing the flow rate of hydrogen or periodically changing the flow rate of the deposition gas containing silicon or germanium.
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is low, typically, in the case where the flow rate of hydrogen is greater than or equal to 100 times and less than or equal to 2000 times that of the deposition gas, crystal growth of the microcrystalline semiconductor is preferentially performed.
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is high, the etching of the amorphous semiconductor is preferentially performed.
  • Microcrystalline silicon, microcrystalline silicon germanium, microcrystalline germanium, or the like is formed under the above second condition.
  • the ratio of the crystal regions to the amorphous semiconductor regions is increased and the space between the crystal regions is reduced, whereby the crystallinity of the microcrystalline semiconductor film 59 is improved.
  • the deposition temperature at this time is preferably room temperature to 300° C., more preferably 150° C. to 280° C.
  • the distance between the upper electrode and the lower electrode is set to a distance which allows generation of plasma.
  • the condition for generating glow discharge plasma at the time of forming the seed 57 can be employed as appropriate for the microcrystalline semiconductor film 59 .
  • throughput can be increased; however, they may be different from each other.
  • FIG. 2 is a timing chart illustrating temporal changes in the source gas and power supplied to an apparatus in the method for forming a microcrystalline semiconductor film, which is described in this embodiment.
  • a solid line 71 indicates on/off states of power supply of the plasma CVD apparatus
  • a solid line 73 indicates the flow rate of hydrogen
  • a solid line 75 indicates the flow rate of the deposition gas containing silicon or germanium (silane is used in FIG. 2 )
  • a solid line 79 indicates the flow rate of a rare gas (argon is used in FIG. 2 ).
  • Hydrogen and the deposition gas containing silicon or germanium, which are the source gas, are introduced into the treatment chamber of the plasma CVD apparatus and the pressure therein is set at a predetermined level.
  • the temperature of the substrate 51 is set at a predetermined temperature.
  • hydrogen is introduced into the treatment chamber with a fixed flow rate (a flow rate a in FIG. 2 ).
  • a cycle flow periodically changing the flow ratio of hydrogen to the deposition gas containing silicon or germanium is referred to as a cycle flow.
  • a first cycle in which the deposition gas containing silicon or germanium with a flow rate c is supplied for t 1 seconds after the power supply is turned on and a second cycle in which the deposition gas containing silicon or germanium with a flow rate b (b ⁇ c) is supplied for t 2 seconds after the power supply is turned on are repeated.
  • the flow rate of the deposition gas containing silicon or germanium in the second cycle is lower than that in the first cycle, so that the flow ratio of hydrogen to the deposition gas containing silicon or germanium in the second cycle is higher than that in the first cycle.
  • the first cycle in the case where the flow rate of hydrogen is made greater than or equal to 100 times and less than or equal to 2000 times that of the deposition gas, crystal growth of the microcrystalline semiconductor is preferentially performed by plasma discharge performed later.
  • the second cycle in the case where the flow rate of hydrogen is made greater than or equal to 100 times and less than or equal to 2000 times that of the deposition gas, etching of the amorphous semiconductor is preferentially performed.
  • the high-frequency power supply may be turned on and turned off repeatedly as shown by a dotted line 72 .
  • Radicals are generated from the deposition gas containing silicon or germanium along with hydrogen radicals in plasma.
  • the pressure in the treatment chamber is set higher than or equal to 1333 Pa and lower than or equal to 13332 Pa (higher than or equal to 10 Torr and lower than or equal to 100 Torr)
  • the mean free path of the deposition gas is short because of such high pressure in the treatment chamber; thus, the energy of hydrogen radicals and hydrogen ions is lost every time they collide with each other. Accordingly, the energy of hydrogen radicals and hydrogen ions when they reach the seed 57 is low. Therefore, in a space between the mixed phase grains formed in the seed 57 , not the etching but the crystal growth is preferentially promoted; thus, a microcrystalline semiconductor is deposited and the space between the crystal regions is reduced. In such a manner, the density of the microcrystalline semiconductor film is improved.
  • the pressure in the treatment chamber is set to the above level, the energy thereof becomes low, so that plasma damage to the microcrystalline semiconductor film is reduced. Thus, defects are reduced.
  • the amorphous semiconductor in the seed 57 which is formed under the first condition is selectively etched by hydrogen radicals dissociated in plasma because of such high pressure in the treatment chamber.
  • the radicals typically, silyl radicals
  • the radicals are slightly generated from the deposition gas containing silicon or germanium, and are bonded to dangling bonds of the microcrystalline semiconductor on the deposition surface; thus, crystals with high crystallinity grow. That is, crystal growth occurs concurrently with the selective etching, whereby the crystallinity of the microcrystalline semiconductor film is improved.
  • the microcrystalline semiconductor film includes a plurality of the mixed phase grains, and the size of the crystallites in the mixed phase grains can be increased by the method for forming the microcrystalline semiconductor film, which is described in this embodiment; thus, the crystallinity of the microcrystalline semiconductor film can be improved. Further, defects of the microcrystalline semiconductor film 59 are reduced.
  • the second cycle in which the deposition gas containing silicon or germanium flows with the flow rate b follows; however, after the second cycle in which the deposition gas containing silicon or germanium flows with the flow rate b, the first cycle in which the deposition gas containing silicon or germanium flows with the flow rate c may follow.
  • the length of t 1 and that of t 2 may be the same as or different from each other. Note that t 1 and t 2 are each preferably several seconds to several tens of seconds.
  • t 1 and t 2 are each several minutes, for example, a microcrystalline semiconductor film having low crystallinity with several nanometers thickness is formed in t 1 , and only a surface of the microcrystalline semiconductor film is reacted in t 2 . Accordingly, it is difficult to increase the crystallinity inside the microcrystalline semiconductor film.
  • all the first cycles i.e., all periods during which the deposition gas containing silicon or germanium flows with the flow rate c, take t 1 seconds; however, they may take different times.
  • all the second cycles i.e., all periods during which the deposition gas containing silicon or germanium flows with the flow rate b (b ⁇ c), take t 2 seconds; however, they may take different times.
  • a rare gas such as helium, argon, neon, krypton, or xenon is not introduced into the treatment chamber; however, as shown by a dotted line 77 , the rare gas may be introduced into the treatment chamber. Alternatively, a rare gas whose flow rate is periodically changed may be introduced into the treatment chamber.
  • the flow rate of hydrogen is fixed here, the flow rate may be changed within the amount range of hydrogen needed for forming the microcrystalline semiconductor.
  • the flow rate of the deposition gas containing silicon or germanium may be fixed and the flow rate of hydrogen may be periodically changed.
  • the high-frequency power supply may be turned off.
  • the deposition gas containing silicon or germanium is introduced into the treatment chamber with the flow rate b, that is, after the second cycle, the high-frequency power supply may be turned off.
  • the microcrystalline semiconductor film having high crystallinity can be formed.
  • the thickness of the seed 57 is preferably greater than or equal to 1 nm and less than or equal to 10 nm. If the thickness of the seed 57 is greater than 10 nm, even when the microcrystalline semiconductor film 59 is deposited, it is difficult to fill the space between the mixed phase grains and to etch the amorphous semiconductor contained in the seed 57 , so that the crystallinity of the seed 57 and the microcrystalline semiconductor film 59 is reduced. In addition, since the mixed phase grain needs to be formed in the seed 57 , the thickness of the seed 57 is preferably greater than or equal to 1 nm.
  • the thickness of the microcrystalline semiconductor film 59 be greater than or equal to 30 nm and less than or equal to 100 nm.
  • the reason for this is as follows: when the microcrystalline semiconductor film 59 has a thickness of 30 nm or more, variation in electrical characteristics of thin film transistors can be reduced; and when the microcrystalline semiconductor film 59 has a thickness of 100 nm or less, throughput can be increased and film peeling due to stress can be suppressed.
  • the seed 57 and the microcrystalline semiconductor film 59 include a microcrystalline semiconductor.
  • a microcrystalline semiconductor is a semiconductor having an intermediate structure between an amorphous structure and a crystalline structure (including a single crystal structure and a polycrystalline structure).
  • a microcrystalline semiconductor is a semiconductor having a third state that is stable in terms of free energy and a crystalline semiconductor having short-range order and lattice distortion, in which columnar or needle-like mixed phase grains having a size of 2 nm to 200 nm, preferably 10 nm to 80 nm, more preferably 20 nm to 50 nm have grown in a direction normal to the substrate surface. Therefore, there is a case in which a crystal grain boundary is formed at the interface between the columnar or needle-like mixed phase grains.
  • the size of the mixed phase grain here means a maximum diameter of a mixed phase grain in a plane parallel to the substrate surface.
  • microcrystalline silicon which is a typical example of a microcrystalline semiconductor
  • 520 cm ⁇ 1 which represents a peak of the Raman spectrum of single crystal silicon. That is, the peak of the Raman spectrum of the microcrystalline silicon exists between 520 cm ⁇ 1 which represents single crystal silicon and 480 cm ⁇ 1 which represents amorphous silicon.
  • microcrystalline silicon includes hydrogen or halogen at 1 atomic % or more in order to terminate a dangling bond.
  • microcrystalline silicon is made to contain a rare gas element such as helium, argon, neon, krypton, or xenon to further enhance lattice distortion, whereby stability is improved and a favorable microcrystalline semiconductor film can be obtained.
  • a microcrystalline semiconductor is disclosed in, for example, U.S. Pat. No. 4,409,134.
  • a microcrystalline semiconductor film having high crystallinity with a space between mixed phase grains reduced can be formed.
  • Embodiment 1 a method for forming a microcrystalline semiconductor film having higher crystallinity than the microcrystalline semiconductor film in Embodiment 1 will be described with reference to FIGS. 1A and 1B and FIG. 3 .
  • the seed 57 and the microcrystalline semiconductor film 59 are formed through the process of FIGS. 1A and 1B .
  • a second microcrystalline silicon film 61 is formed over the microcrystalline silicon film 59 .
  • the second microcrystalline silicon film 61 is formed in a treatment chamber of the plasma CVD apparatus, using glow discharge plasma with the use of a mixture of hydrogen and a deposition gas containing silicon or germanium under a third condition.
  • the second microcrystalline silicon film 61 may be formed using glow discharge plasma with the use of a mixture of hydrogen, a deposition gas containing silicon or germanium, and a rare gas such as helium, argon, neon, krypton, or xenon under the third condition.
  • the second microcrystalline semiconductor film 61 microcrystalline silicon, microcrystalline silicon germanium, microcrystalline germanium, or the like is formed under the third condition that the flow ratio of hydrogen to the deposition gas containing silicon or germanium is higher than that in the second condition so that the deposition gas is diluted, and that the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa (higher than or equal to 10 Torr and lower than or equal to 100 Torr) similarly to that in the second condition.
  • the deposition temperature at this time is preferably room temperature to 300° C., more preferably 150° C. to 280° C.
  • the third condition may be as follows: the flow ratio of hydrogen to the deposition gas containing silicon or germanium is periodically changed, and the pressure in the treatment chamber is higher than or equal to 1333 Pa and lower than or equal to 13332 Pa (higher than or equal to 10 Torr and lower than or equal to 100 Torr). At this time, when the flow ratio of hydrogen to the deposition gas containing silicon or germanium in the third condition is low and that in the second condition is low, that in the third condition is made higher than that in the second condition; thus, the crystallinity of the second microcrystalline semiconductor film 61 can be further improved.
  • the crystallinity of the second microcrystalline semiconductor film 61 can be further improved; in such a manner, a microcrystalline semiconductor film whose surface crystallinity is higher than that of the microcrystalline semiconductor film in Embodiment 1 can be formed.
  • FIGS. 4A to 4D a method for manufacturing a thin film transistor formed in a semiconductor device that is one embodiment of the present invention will be described with reference to FIGS. 4A to 4D , FIGS. 5A and 5B , FIGS. 6A to 6C , and FIGS. 7A to 7D .
  • an n-channel thin film transistor has higher carrier mobility than a p-channel thin film transistor.
  • the term “on-state current” refers to current which flows between a source electrode and a drain electrode when a thin film transistor is on.
  • the on-state current refers to current which flows between a source electrode and a drain electrode when gate voltage is higher than threshold voltage of the transistor.
  • off-state current refers to current which flows between a source electrode and a drain electrode when a thin film transistor is off.
  • the off-state current refers to current which flows between a source electrode and a drain electrode when gate voltage is lower than threshold voltage of the thin film transistor.
  • a gate electrode 103 is formed over a substrate 101 . Then, a gate insulating film 105 which covers the gate electrode 103 (also referred to as a first gate electrode) is formed. A seed 107 is formed over the gate insulating film 105 .
  • the substrate 101 As the substrate 101 , the substrate 51 described in Embodiment 1 can be used as appropriate.
  • the gate electrode 103 can be formed as a single layer or a stacked layer using a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, scandium, or nickel or an alloy material which includes any of these materials as a main component.
  • a metal material such as molybdenum, titanium, chromium, tantalum, tungsten, aluminum, copper, neodymium, scandium, or nickel or an alloy material which includes any of these materials as a main component.
  • a semiconductor typified by polycrystalline silicon doped with an impurity element such as phosphorus, an Ag—Pd—Cu alloy, an Al—Nd alloy, an Al—Ni alloy, or the like may be used.
  • the following is preferable as a two-layer structure of the gate electrode 103 : a two-layer structure in which a molybdenum film is stacked over an aluminum film, a two-layer structure in which a molybdenum film is stacked over a copper film, a two-layer structure in which a titanium nitride film or a tantalum nitride film is stacked over a copper film, a two-layer structure in which a titanium nitride film and a molybdenum film are stacked, a two-layer structure in which a film of a copper-magnesium alloy containing oxygen and a copper film are stacked, a two-layer structure in which a film of a copper-manganese alloy containing oxygen and a copper film are stacked, a two-layer structure in which a copper-manganese alloy film and a copper film are stacked, or the like.
  • a tungsten film or a tungsten nitride film As a three-layer structure, it is preferable to stack a tungsten film or a tungsten nitride film, an alloy film of aluminum and silicon or an alloy film of aluminum and titanium, and a titanium nitride film or a titanium film.
  • a metal film functioning as a barrier film By stacking a metal film functioning as a barrier film over a film having low electric resistance, electric resistance can be low and diffusion of metal elements from the metal film into the semiconductor film can be prevented.
  • the gate electrode 103 can be formed in the following manner: a conductive film is formed over the substrate 101 by a sputtering method or a vacuum evaporation method using the above-described material(s); a mask is formed over the conductive film by a photolithography method, an inkjet method, or the like; and the conductive film is etched using the mask.
  • the gate electrode 103 can be formed by discharging a conductive nanopaste of silver, gold, copper, or the like over the substrate by an inkjet method and baking the conductive nanopaste.
  • a nitride film of any of the above-described metal materials may be provided between the substrate 101 and the gate electrode 103 .
  • a conductive film is formed over the substrate 101 and etched using a resist mask formed by a photolithography method.
  • a side surface of the gate electrode 103 is preferably tapered. This is because an insulating film, a semiconductor film, and a wiring formed over the gate electrode 103 in later steps can be prevented from being cut at a step portion of the gate electrode 103 .
  • etching may be performed while the resist mask is made to recede.
  • a gate wiring (a scan line) and a capacitor wiring can also be formed at the same time.
  • the scan line means a wiring for selecting a pixel
  • the capacitor wiring means a wiring which is connected to one of electrodes of a storage capacitor in a pixel.
  • the gate electrode 103 and one of or both a gate wiring and a capacitor wiring may be formed separately.
  • the gate insulating film 105 can be formed using the insulating film 55 described in Embodiment 1 as appropriate. By forming the gate insulating film 105 using an oxide insulating film such as a silicon oxide film or a silicon oxynitride film, fluctuation in threshold voltage of the thin film transistor can be suppressed.
  • an oxide insulating film such as a silicon oxide film or a silicon oxynitride film
  • the gate insulating film 105 can be formed by a CVD method, a sputtering method, or the like.
  • the condition used for the deposition of the seed 57 which is described in Embodiment 1 can be employed as appropriate to generate the glow discharge plasma in the step for the formation of the gate insulating film 105 by a CVD method.
  • the gate insulating film 105 is formed at a high frequency (1 GHz or more) using a microwave plasma CVD apparatus, the withstand voltage between the gate electrode and the drain and source electrodes can be improved, so that a highly reliable thin film transistor can be obtained.
  • the crystallinity of the semiconductor film which is formed later can be improved, so that the on-state current and the field-effect mobility of the thin film transistor can be increased.
  • organosilane gas examples include silicon-containing compounds such as tetraethoxysilane (TEOS) (chemical formula: Si(OC 2 H 5 ) 4 ), tetramethylsilane (TMS) (chemical formula: Si(CH 3 ) 4 ), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane (chemical formula: SiH(OC 2 H 5 ) 3 ), and tris(dimethylamino)silane (SiH(N(CH 3 ) 2 ) 3 ).
  • TEOS tetraethoxysilane
  • TMS tetramethylsilane
  • TMS tetramethylsilane
  • TMS tetramethylcyclotetrasiloxane
  • OCTS octamethylcyclotetrasiloxane
  • the seed 107 can be formed under a first condition which allows mixed phase grains having high crystallinity to be formed with low grain density.
  • the crystallinity of the seed 107 can be improved. Accordingly, the on-state current and the field-effect mobility of the thin film transistor are increased and the throughput of the thin film transistor can also be increased.
  • a microcrystalline semiconductor film 109 is formed over the seed 107 .
  • the microcrystalline silicon film 109 can be formed under a second condition which allows the mixed phase grains in the seed 107 to grow so that the space between the mixed phase grains is filled.
  • a rare gas such as helium, argon, neon, krypton, or xenon is added to the source gas of the microcrystalline semiconductor film 109 , whereby the crystallinity of the microcrystalline semiconductor film 109 can be improved similarly to that of the seed 107 . Accordingly, the on-state current and the field-effect mobility of the thin film transistor are increased and the throughput of the thin film transistor can also be increased.
  • a semiconductor film 111 is formed over the microcrystalline semiconductor film 109 .
  • the semiconductor film 111 includes a microcrystalline semiconductor region 111 a and an amorphous semiconductor region 111 b .
  • an impurity semiconductor film 113 is formed over the semiconductor film 111 .
  • a resist mask 115 is formed over the impurity semiconductor film 113 .
  • the semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b can be formed under a condition which causes partial crystal growth using the microcrystalline semiconductor film 109 as a seed (a condition which allows the crystal growth to be suppressed).
  • the semiconductor film 111 is formed in the treatment chamber of the plasma CVD apparatus by glow discharge plasma with the use of a mixture of hydrogen, a deposition gas containing silicon or germanium, and a gas containing nitrogen.
  • the gas containing nitrogen include ammonia, nitrogen, nitrogen fluoride, nitrogen chloride, chloroamine, fluoroamine, and the like.
  • Glow discharge plasma can be generated as in the case of the seed 107 .
  • the flow ratio of hydrogen to the deposition gas containing silicon or germanium is similar to that for forming the seed 107 or the microcrystalline semiconductor film 109 , and a gas containing nitrogen is further used for the source gas, whereby crystal growth can be suppressed as compared to the deposition condition of the seed 107 and the microcrystalline semiconductor film 109 .
  • a gas containing nitrogen is included in the source gas, the crystal growth is partly reduced at an early stage of deposition of the semiconductor film 111 ; therefore, a conical or pyramidal microcrystalline semiconductor region grows, and an amorphous semiconductor region is formed.
  • the crystal growth of the conical or pyramidal microcrystalline semiconductor region is stopped, and only the amorphous semiconductor region is deposited.
  • the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b which is formed using a well-ordered semiconductor film having fewer defects and a steep tail of a level at a band edge in the valence band, can be formed.
  • a typical example of a condition for forming the semiconductor film 111 is as follows.
  • the flow rate of hydrogen is 10 times to 2000 times, preferably 10 times to 200 times that of the deposition gas containing silicon or germanium. Note that in a typical example of a normal condition for forming an amorphous semiconductor layer, the flow rate of hydrogen is 0 times to 5 times that of the deposition gas containing silicon or germanium.
  • a rare gas such as helium, argon, neon, xenon, or krypton is introduced into the source gas of the semiconductor film 111 , whereby the deposition rate can be increased.
  • the thickness of the semiconductor film 111 is preferably 50 nm to 350 nm, more preferably 120 nm to 250 nm.
  • FIGS. 5A and 5B are enlarged views of the portion between the gate insulating film 105 and the impurity semiconductor film 113 illustrated in FIG. 4C .
  • the microcrystalline semiconductor region 111 a in the semiconductor film 111 has a projection and a depression; and the projection has a conical or pyramidal shape whose width decreases from the gate insulating film 105 side toward the amorphous semiconductor region 111 b side (a tip of the projection has an acute angle).
  • the microcrystalline semiconductor region 111 a may have a projection (inverted conical or pyramidal shape) whose width increases from the gate insulating film 105 toward the amorphous semiconductor region 111 b.
  • the off-state current of the thin film transistor can be reduced.
  • the oxygen concentration in the semiconductor film 111 which is measured by secondary ion mass spectrometry, be less than 1 ⁇ 10 18 atoms/cm 3 .
  • the nitrogen concentration profile of the semiconductor film 111 which is measured by secondary ion mass spectrometry, has a peak concentration within the range of 1 ⁇ 10 20 atoms/cm 3 to 1 ⁇ 10 21 atoms/cm 3 , preferably 2 ⁇ 10 20 atoms/cm 3 to 1 ⁇ 10 21 atoms/cm 3 .
  • the amorphous semiconductor region 111 b is formed using an amorphous semiconductor containing nitrogen.
  • Nitrogen of the amorphous semiconductor containing nitrogen may exist, for example, as an NH group or an NH 2 group.
  • the amorphous semiconductor is formed using amorphous silicon.
  • the amorphous semiconductor containing nitrogen is a semiconductor having lower energy at an Urbach edge measured by a constant photocurrent method (CPM) or photoluminescence spectroscopy and a smaller amount of absorption spectra of defective levels as compared to a conventional amorphous semiconductor.
  • CPM constant photocurrent method
  • the amorphous silicon containing nitrogen is a well-ordered semiconductor having fewer defects and a steep tail of a level at a band edge in the valence band. Since the amorphous semiconductor containing nitrogen has a steep tail of a level at a band edge in the valence band, the band gap is wide and tunnel current does not flow easily.
  • the off-state current of the thin film transistor can be reduced.
  • the on-state current and the field-effect mobility can be increased.
  • a peak region of a spectrum obtained by performing low-temperature photoluminescence spectroscopy on the amorphous semiconductor containing nitrogen is greater than or equal to 1.31 eV and less than or equal to 1.39 eV.
  • a peak region of a spectrum obtained by performing low-temperature photoluminescence spectroscopy on a microcrystalline semiconductor, typically a microcrystalline silicon is greater than or equal to 0.98 eV and less than or equal to 1.02 eV. Accordingly, the amorphous semiconductor containing nitrogen is different from a microcrystalline semiconductor.
  • the microcrystalline semiconductor region 111 a may include a NH group or an NH 2 group.
  • a semiconductor mixed phase grain 111 c whose grain size is greater than or equal to 1 nm and less than or equal to 10 nm, preferably greater than or equal to 1 nm and less than or equal to 5 nm may be included in the amorphous semiconductor region 111 b , so that the on-state current and the filed-effect mobility can be further increased.
  • a microcrystalline semiconductor having a projection (conical or pyramidal shape) whose width decreases from the gate insulating film 105 toward the amorphous semiconductor region 111 b is formed in the following manner. After a microcrystalline semiconductor film is formed under the condition that a microcrystalline semiconductor is deposited, the crystal is partly made to grow and an amorphous semiconductor is deposited.
  • the microcrystalline semiconductor region 111 a in the semiconductor film 111 has the conical or pyramidal shape or the inverted conical or pyramidal shape, resistance in a vertical direction (film thickness direction) of when voltage is applied between the source and drain electrodes in an on state, i.e., the resistance of the semiconductor film 111 can be lowered. Further, tunnel current does not easily flow since the amorphous semiconductor containing nitrogen is provided between the microcrystalline semiconductor region 111 a and the impurity semiconductor film 113 .
  • the amorphous semiconductor containing nitrogen is a well-ordered semiconductor having few defects and a steep tail of a level at a band edge in the valence band.
  • the on-state current and the field-effect mobility can be increased and the off-state current can be reduced.
  • the semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b is formed with the use of a source gas of the semiconductor film 111 , which includes a gas containing nitrogen.
  • the semiconductor film 111 may be formed with the use of a source gas which includes hydrogen and a deposition gas containing silicon or germanium after nitrogen is adsorbed on the surface of the microcrystalline semiconductor film 109 by exposing the surface of the microcrystalline semiconductor film 109 to a gas containing nitrogen. Accordingly, the semiconductor film 111 including the microcrystalline semiconductor region 111 a and the amorphous semiconductor region 111 b can be formed.
  • the impurity semiconductor film 113 is formed using amorphous silicon to which phosphorus is added, microcrystalline silicon to which phosphorus is added, or the like.
  • the impurity semiconductor film 113 can have a stacked structure of amorphous silicon to which phosphorus is added and microcrystalline silicon to which phosphorus is added. Note that, in the case of forming a p-channel thin film transistor as a thin film transistor, the impurity semiconductor film 113 is formed using microcrystalline silicon to which boron is added, amorphous silicon to which boron is added, or the like. In the case where the semiconductor film 111 achieves an ohmic contact with wirings 129 a and 129 b which are formed later, the impurity semiconductor film 113 is not necessarily formed.
  • the impurity semiconductor film 113 is formed in the treatment chamber of the plasma CVD apparatus by glow discharge plasma with the use of a mixture of hydrogen, phosphine (diluted with hydrogen or silane), and a deposition gas containing silicon, by which amorphous silicon to which phosphorus is added or microcrystalline silicon to which phosphorus is added is formed.
  • the impurity semiconductor film 113 may be formed using glow discharge plasma using diborane instead of phosphine.
  • a microcrystalline semiconductor film typically a microcrystalline silicon film, is formed between the semiconductor film 111 and the impurity semiconductor film 113 , so that characteristics of the interface can be improved.
  • resistance generated at the interface between the impurity semiconductor film 113 and the semiconductor film 111 can be reduced. Therefore, the amount of current flowing through the source region, the semiconductor film, and the drain region of the thin film transistor can be increased and the on-state current and the field-effect mobility can be increased.
  • the resist mask 115 can be formed by a photolithography step.
  • the seed 107 , the microcrystalline semiconductor film 109 , the semiconductor film 111 , and the impurity semiconductor film 113 are etched using the resist mask 115 .
  • the seed 107 , the microcrystalline semiconductor film 109 , the semiconductor film 111 , and the impurity semiconductor film 113 are divided into elements, so that an island-shaped semiconductor stacked body 117 and an island-shaped impurity semiconductor film 121 are formed.
  • the semiconductor stacked body 117 includes: a microcrystalline semiconductor region 117 a which includes the seed 107 , the microcrystalline semiconductor film 109 , and the microcrystalline semiconductor region of the semiconductor film 111 ; and an amorphous semiconductor region 117 b which includes the amorphous semiconductor region of the semiconductor film 111 .
  • the resist mask 115 is removed (see FIG. 4D ).
  • the conductive film 127 is formed as a single layer or a stacked layer using any of aluminum, copper, titanium, neodymium, scandium, molybdenum, chromium, tantalum, tungsten, and the like.
  • An aluminum alloy to which an element for preventing a hillock is added e.g., an Al—Nd alloy which can be used for the gate electrode layer 103
  • crystalline silicon to which an impurity element which serves as a donor is added may be used.
  • the conductive film 127 may have a stacked structure obtained as follows: a film, which is in contact with the crystalline silicon to which an impurity element serving as a donor is added, is formed using titanium, tantalum, molybdenum, tungsten, or nitride of any of these elements, and then aluminum or an aluminum alloy is formed thereover. Further alternatively, the conductive film 127 may have a stacked structure in which an upper side and a lower side of aluminum or an aluminum alloy are covered with titanium, tantalum, molybdenum, tungsten, or nitride of any of these elements. The conductive film 127 is formed by a CVD method, a sputtering method, or a vacuum evaporation method. Alternatively, the conductive film 127 may be formed by discharging a conductive nanopaste of silver, gold, copper, or the like by a screen printing method, an inkjet method, or the like and baking the conductive nanopaste.
  • a resist mask is formed by a photolithography step, and the conductive film 127 is etched with the use of the resist mask, so that the wirings 129 a and 129 b functioning as a source electrode and a drain electrode are formed (see FIG. 6B ).
  • the etching of the conductive film 127 may be either dry etching or wet etching.
  • one of the wirings 129 a and 129 b functions as a signal line as well as a source electrode or a drain electrode.
  • a signal line may be provided separately from the source and drain electrodes.
  • the impurity semiconductor film 121 and the semiconductor stacked body 117 are partly etched, so that a pair of impurity semiconductor films 131 a and 131 b functioning as a source and drain regions is formed. Also, a semiconductor stacked body 133 including a microcrystalline semiconductor region 133 a and a pair of amorphous semiconductor regions 133 b is formed. At this point, etching of the semiconductor stacked body 117 is performed so that the microcrystalline semiconductor region 133 a is exposed, whereby the semiconductor stacked body 133 has the following structure.
  • the microcrystalline semiconductor region 133 a and the amorphous semiconductor regions 133 b are stacked, and in a region which is covered with neither the wiring 129 a nor the wiring 129 b and overlaps with the gate electrode, the microcrystalline semiconductor region 133 a is exposed.
  • the ends of the wirings 129 a and 129 b are aligned with ends of the impurity semiconductor films 131 a and 131 b .
  • the ends of the wirings 129 a and 129 b and the ends of the impurity semiconductor films 131 a and 131 b are not necessarily aligned with each other.
  • the ends of the wirings 129 a and 129 b may be positioned on the inner side than the ends of the impurity semiconductor films 131 a and 131 b.
  • dry etching may be performed.
  • the dry etching is performed with a low etching rate of the microcrystalline semiconductor region 133 a and the amorphous semiconductor regions 133 b so that the exposed microcrystalline semiconductor region 133 a and the exposed amorphous semiconductor regions 133 b are not damaged.
  • an etching gas Cl 2 , CF 4 , N 2 , or the like is typically used.
  • an etching method there is no particular limitation on an etching method, and an inductively coupled plasma (ICP) method, a capacitively coupled plasma (CCP) method, an electron cyclotron resonance (ECR) method, a reactive ion etching (RIE) method, or the like can be used.
  • ICP inductively coupled plasma
  • CCP capacitively coupled plasma
  • ECR electron cyclotron resonance
  • RIE reactive ion etching
  • the surfaces of the microcrystalline semiconductor region 133 a and the amorphous semiconductor regions 133 b are subjected to plasma treatment typified by water plasma treatment, oxygen plasma treatment, ammonia plasma treatment, nitrogen plasma treatment, plasma treatment using a mixed gas of oxygen and hydrogen, or the like.
  • Water plasma treatment can be performed in such a manner that a gas containing water as a main component typified by water vapor (H 2 O vapor) is introduced into a reaction space so that plasma is generated. After that, the resist mask is removed. The resist mask may be removed before the dry etching of the impurity semiconductor film 121 and the semiconductor stacked body 117 .
  • dry etching is additionally performed under the condition that no damage is given to the microcrystalline semiconductor region 133 a and the amorphous semiconductor regions 133 b , whereby an impurity such as a residue existing over the exposed microcrystalline semiconductor region 133 a and the exposed amorphous semiconductor regions 133 b can be removed.
  • water plasma treatment is successively performed, whereby a residue of the resist mask can be removed and defects of the microcrystalline semiconductor region 133 a can be reduced.
  • the plasma treatment insulation between the source region and the drain region can be ensured, and thus, in a completed thin film transistor, off-state current can be reduced, and a variation in electrical characteristics can be reduced.
  • a resist mask formed by a photolithography step is provided over the conductive film 127 , and the conductive film 127 is etched with the use of the resist mask, so that the wirings 129 a and 129 b functioning as a source electrode and a drain electrode are formed.
  • the impurity semiconductor film 121 is partly etched, so that the pair of impurity semiconductor films 131 a and 131 b functioning as a source electrode and a drain electrode is formed.
  • part of the semiconductor stacked body 117 is etched in some cases.
  • the semiconductor stacked body 133 including the microcrystalline semiconductor region 133 a and the pair of amorphous semiconductor regions 133 b may be formed in the following manner: the resist mask is removed, and then part of the semiconductor stacked body 117 is etched.
  • the microcrystalline semiconductor region 117 a is covered with the amorphous semiconductor region 117 b in the step of removing the resist mask, the microcrystalline semiconductor region 117 a is prevented from being in contact with the resist stripper and a residue of the resist. Further, since the amorphous semiconductor region 117 b is etched using the wirings 129 a and 129 b to expose part of the microcrystalline semiconductor region 133 a after the resist mask is removed, the amorphous semiconductor region which is in contact with the resist stripper and a residue of the resist is not left in the back channel. Consequently, leakage current due to the resist stripper and the residue of the resist left in the back channel is not generated, which can further reduce the off-state current of the thin film transistor.
  • a single-gate thin film transistor can be manufactured.
  • a single-gate thin film transistor with low off-state current, high on-state current, and high field-effect mobility can be manufactured with high productivity.
  • an insulating film 137 (also referred to as a second gate insulating film) is formed over the semiconductor stacked body 133 and the wirings 129 a and 129 b .
  • the insulating film 137 can be formed in a manner similar to that of the gate insulating film 105 .
  • a back gate electrode 139 (also referred to as a second gate electrode) is formed over the insulating film 137 (see FIG. 6C ).
  • the back gate electrode 139 can be formed in a manner similar to that of the wirings 129 a and 129 b . Further, the back gate electrode 139 can be formed using a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added.
  • a light-transmitting conductive material such as indium oxide containing tungsten oxide, indium zinc oxide containing tungsten oxide, indium oxide containing titanium oxide, indium tin oxide containing titanium oxide, indium tin oxide, indium zinc oxide, or indium tin oxide to which silicon oxide is added.
  • the back gate electrode 139 can be formed using a conductive composition containing a light-transmitting conductive high molecule (also referred to as a light-transmitting conductive polymer).
  • the back gate electrode 139 preferably has a sheet resistivity of 10000 ⁇ /sq. or lower and a light transmittance of 70% or higher at a wavelength of 550 nm. Further, the resistivity of the conductive high molecule included in the conductive composition is preferably 0.1 ⁇ cm or lower.
  • a so-called ⁇ -electron conjugated conductive high molecule can be used.
  • polyaniline and/or a derivative thereof, polypyrrole and/or a derivative thereof, polythiophene and/or a derivative thereof, and a copolymer of two or more of aniline, pyrrole, and thiophene and/or a derivative thereof can be given.
  • the back gate electrode 139 can be formed in the following manner: a thin film is formed using any of the above materials by a sputtering method; and the thin film is etched using a resist mask that is formed by a photolithography step.
  • the back gate electrode 139 can be formed by applying or printing a conductive composition including a conductive polymer having a light-transmitting property, and baking the composition.
  • FIGS. 7A to 7D are top views of the thin film transistors.
  • the back gate electrode 139 can be formed in parallel to the gate electrode 103 .
  • each of potential applied to the back gate electrode 139 and potential applied to the gate electrode 103 can be controlled independently.
  • the threshold voltage of the thin film transistor can be controlled.
  • regions in which carriers flow that is, channel regions are formed on the gate insulating film 105 side and on the insulating film 137 side in the microcrystalline semiconductor region; thus, the on-state current of the thin film transistor can be increased.
  • the back gate electrode 139 can be connected to the gate electrode 103 . That is, the gate electrode 103 and the back gate electrode 139 can be connected through an opening 150 formed in the gate insulating film 105 and the insulating film 137 .
  • potential applied to the back gate electrode 139 and potential applied to the gate electrode 103 are equivalent.
  • regions in which carriers flow that is, channels regions are formed on the gate insulating film 105 side and on the insulating film 137 side.
  • the on-state current of the thin film transistor can be increased.
  • the back gate electrode 139 is not necessarily connected to the gate electrode 103 and may be in a floating state. In that case, channel regions are formed on the gate insulating film 105 side and on the insulating film 137 side in the microcrystalline semiconductor region without potential applied to the back gate electrode 139 ; thus, the on-state current of the thin film transistor can be increased.
  • the back gate electrode 139 may overlap with the wirings 129 a and 129 b with the insulating film 137 provided therebetween.
  • the back gate electrode 139 having the structure of FIG. 7A is used in FIG. 7D
  • the back gate electrode 139 of FIG. 7B or FIG. 7C may also overlap with the wirings 129 a and 129 b.
  • the channel region can be formed using a microcrystalline semiconductor film having high crystallinity with the space between the mixed phase grains reduced. Therefore, in the single-gate thin film transistor and dual-gate thin film transistor, the amount of transferring carriers is increased, so that the on-state current and the field-effect mobility can be increased. Furthermore, since the amorphous semiconductor regions 133 b are provided between the microcrystalline semiconductor region 133 a and the impurity semiconductor films 131 a and 131 b , the off-state current of the thin film transistor can be reduced.
  • the area of the single-gate thin film transistor or the area of the dual-gate thin film transistor can be reduced, which enables high integration of a semiconductor device. Further, when the thin film transistor described in this embodiment is used for a driver circuit of a display device, the size of the driver circuit can be decreased, which enables the frame of the display device to be narrowed.
  • the microcrystalline semiconductor film is formed in accordance with Embodiment 1; however, the microcrystalline semiconductor film can also be formed in accordance with Embodiment 2. Further, when a dual-gate thin film transistor is formed using the microcrystalline semiconductor film described in Embodiment 2, the crystallinity of the microcrystalline semiconductor film is high on the back gate electrode side, so that the dual-gate thin film transistor can have further excellent electrical characteristics.
  • the semiconductor stacked body 117 in FIG. 8A is formed through the process illustrated in FIGS. 4A to 4C .
  • plasma treatment is performed in which a side surface of the semiconductor stacked body 117 is exposed to plasma 123 with the resist mask 115 left.
  • plasma is generated in an oxidizing gas atmosphere or a nitriding gas atmosphere, and the semiconductor stacked body 117 is exposed to the plasma 123 .
  • the oxidizing gas include oxygen, ozone, dinitrogen monoxide, water vapor, a mixed gas of oxygen and hydrogen, and the like.
  • the nitriding gas include nitrogen, ammonia, nitrogen fluoride, nitrogen chloride, chloroamine, fluoroamine, and the like.
  • Generation of plasma in an oxidizing gas or a nitriding gas causes an oxygen radical or a nitrogen radical to be generated.
  • the radical reacts with the semiconductor stacked body 117 , which forms an insulating region functioning as a barrier region on the side surface of the semiconductor stacked body 117 .
  • irradiation with ultraviolet light may be performed for generation of an oxygen radical or a nitrogen radical.
  • the resist recedes by plasma irradiation, so that a resist mask 115 a having a smaller bottom surface than the resist mask 115 is formed as illustrated in FIG. 8B . Consequently, through the plasma treatment, the exposed impurity semiconductor film 121 is oxidized in addition to the side surface of the semiconductor stacked body 117 , so that an insulating region 125 functioning as a barrier region is formed on the side surface and part of the top surface of the impurity semiconductor film 121 and the side surface of the semiconductor stacked body 117 .
  • the wirings 129 a and 129 b functioning as a source electrode and a drain electrode, the pair of impurity semiconductor films 131 a and 131 b functioning as a source region and a drain region, the semiconductor stacked body 133 including the microcrystalline semiconductor region 133 a and the pair of amorphous semiconductor regions 133 b , and the insulating film 137 are formed as illustrated in FIG. 6C . Accordingly, a single-gate thin film transistor can be manufactured.
  • a dual-gate thin film transistor can be manufactured.
  • the channel region can be formed using a microcrystalline semiconductor film having high crystallinity with the space between the mixed phase grains reduced. Furthermore, since the insulating region which is a barrier region is provided between the semiconductor stacked body 133 and the wiring 129 a and 129 b , holes injected from the wirings 129 a and 129 b to the semiconductor stacked body 133 can be reduced, so that the off-state current of the thin film transistor is reduced and the on-state current and the field-effect mobility thereof are increased. Therefore, the size of the thin film transistor can be decreased, and high integration of a semiconductor device can be achieved. Further, when the thin film transistor described in this embodiment is used for a driver circuit of a display device, the size of the driver circuit can be decreased, which enables the frame of the display device to be narrowed.
  • FIG. 9 corresponds to the step illustrated in FIG. 6B .
  • the conductive film 127 is formed through the process of FIGS. 4A to 4D and FIG. 6A .
  • the wirings 129 a and 129 b are formed and the impurity semiconductor film 121 and the semiconductor stacked body 117 are partly etched, so that the pair of impurity semiconductor films 131 a and 131 b serving as a source region and a drain region is formed as in Embodiment 3. Further, the semiconductor stacked body 143 including the microcrystalline semiconductor region 143 a and the amorphous semiconductor region 143 b is also formed.
  • the etching of the semiconductor stacked body 117 is performed so that the amorphous semiconductor region 143 b is exposed, whereby the semiconductor stacked body 143 is formed in which the microcrystalline semiconductor region 143 a and the amorphous semiconductor region 143 b are stacked in a region which is covered with the wiring 129 a and 129 b , and the microcrystalline semiconductor region 143 a is not exposed and the amorphous semiconductor region 143 b is exposed in a region which is covered with neither the wiring 129 a nor the wiring 129 b and overlaps with the gate electrode.
  • the etching amount of the semiconductor stacked body 117 here is smaller than that in the case of FIG. 6B .
  • a single-gate thin film transistor can be manufactured. Since the back channel side of the thin film transistor is amorphous, the off-state current can be reduced as compared to the thin film transistor illustrated in FIG. 6B .
  • the back gate electrode 139 may be formed over the insulating film 137 as in the step illustrated in FIG. 6C .
  • This embodiment can be implemented in appropriate combination with any of the other embodiments.
  • a thin film transistor is manufactured, and a semiconductor device having a display function (also referred to as a display device) can be manufactured using the thin film transistor in a pixel portion and further in a driver circuit. Further, part or the whole of the driver circuit which includes thin film transistors can be formed over the same substrate as the pixel portion, whereby a system-on-panel can be obtained.
  • a display device also referred to as a display device
  • the display device includes a display element.
  • a liquid crystal element also referred to as a liquid crystal display element
  • a light-emitting element also referred to as a light-emitting display element
  • Light-emitting elements include, in its category, an element whose luminance is controlled by current or voltage, and specifically include an inorganic electroluminescent (EL) element, an organic EL element, and the like.
  • a display medium whose contrast is changed by an electric effect, such as an electronic ink, can be used.
  • the display device includes a panel in which the display element is sealed, and a module in which an IC or the like including a controller is mounted on the panel.
  • the display device also relates to an element substrate, which corresponds to one mode before the display element is completed in a manufacturing process of the display device, and the element substrate is provided with means for supplying current to the display element in each of a plurality of pixels.
  • the element substrate may be in a state after only a pixel electrode of the display element is formed, a state after a conductive film to be a pixel electrode is formed and before the conductive film is etched to form the pixel electrode, or any of other states.
  • a display device in this specification means an image display device, a display device, or a light source (including a lighting device). Furthermore, the display device also includes the following modules in its category: a module to which a connector such as a flexible printed circuit (FPC), a tape automated bonding (TAB) tape, or a tape carrier package (TCP) is attached; a module having a TAB tape or a TCP which is provided with a printed wiring board at the end thereof; and a module in which an integrated circuit (IC) is directly mounted on a display element by chip on glass (COG).
  • a connector such as a flexible printed circuit (FPC), a tape automated bonding (TAB) tape, or a tape carrier package (TCP)
  • TAB tape automated bonding
  • TCP tape carrier package
  • COG integrated circuit
  • a photoelectric conversion device that is one embodiment of a semiconductor device will be described.
  • a microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced is used as a semiconductor film.
  • the microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced is applicable to a semiconductor film having a function of photoelectric conversion, a semiconductor film having a conductivity type, or the like, and is preferably applied to the semiconductor film having a function of photoelectric conversion in particular.
  • the microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced can be provided at an interface between the semiconductor film having a function of photoelectric conversion or the semiconductor film having a conductivity type and another film.
  • a first electrode 202 is formed over a substrate 200 .
  • the substrate 200 the substrate 51 described in Embodiment 1 can be used as appropriate.
  • a plastic substrate can be used.
  • the plastic substrate it is preferable to use a substrate containing a thermosetting resin such an epoxy resin, an unsaturated polyester resin, a polyimide resin, a bismaleimide-triazine resin, or a cyanate resin, or a substrate containing a thermoplastic resin such as a polyphenylene oxide resin, a polyetherimide resin, or a fluorine resin.
  • a thermosetting resin such as an epoxy resin, an unsaturated polyester resin, a polyimide resin, a bismaleimide-triazine resin, or a cyanate resin
  • a thermoplastic resin such as a polyphenylene oxide resin, a polyetherimide resin, or a fluorine resin.
  • a surface of the substrate 200 may have a texture structure. Accordingly, photoelectric conversion efficiency can be improved.
  • a light-transmitting substrate is used.
  • the substrate is not limited to a light-transmitting substrate.
  • a semiconductor substrate containing a material such as silicon or a conductive substrate containing a metal material or the like may be used.
  • the first electrode 202 can be formed using a light-transmitting conductive material used for the back gate electrode 139 described in Embodiment 3.
  • the first electrode 202 is formed by a sputtering method, a CVD method, a vacuum evaporation method, a coating method, a printing method, or the like.
  • the first electrode 202 is formed to a thickness of 10 nm to 500 nm, preferably 50 nm to 100 nm.
  • the sheet resistance of the first electrode 202 is set to about 20 ⁇ /sq. to 200 ⁇ /sq.
  • the first electrode 202 is formed using a light-transmitting conductive material.
  • the material of the first electrode 202 is not limited to such a light-transmitting conductive material.
  • the first electrode 202 can be formed using a conductive material that does not have a light-transmitting property such as aluminum, platinum, gold, silver, copper, titanium, tantalum, or tungsten.
  • a material that easily reflects light such as aluminum, silver, titanium, or tantalum, is used, photoelectric conversion efficiency can be sufficiently improved.
  • the first electrode 202 may have a texture structure. Further, an auxiliary electrode containing a low-resistance conductive material may be separately formed so as to be in contact with the first electrode 202 .
  • a semiconductor film 204 having the first conductivity type is formed over the first electrode 202 .
  • the semiconductor film 204 having the first conductivity type is typically formed using a semiconductor film containing a semiconductor material to which an impurity element imparting a conductivity type is added.
  • silicon is preferably used in view of productivity, cost, and the like.
  • phosphorus or arsenic which imparts n-type conductivity, aluminum or boron, which imparts p-type conductivity, or the like is used as the impurity element imparting a conductivity type.
  • the conductivity type (first conductivity type) of the semiconductor film 204 having the first conductivity type is preferably a p-type. This is because, for instance, the diffusion length of holes is short as a result of the lifetime of a hole which is as short as half that of an electron, and because more electrons and holes are formed on the side where light enters in the semiconductor film 206 having a function of photoelectric conversion.
  • a p-type to the first conductivity type, current can be extracted before holes are annihilated, whereby a decrease in photoelectric conversion efficiency can be suppressed.
  • the first conductivity type may be an n-type.
  • semiconductor materials which can be used for the semiconductor film 204 having the first conductivity type such as silicon carbide, germanium, gallium arsenide, indium phosphide, zinc selenide, gallium nitride, and silicon germanium.
  • semiconductor material containing an organic material, a semiconductor material containing a metal oxide, or the like can be used.
  • the material which can be used for the semiconductor film 204 having the first conductivity type can be selected as appropriate in consideration of the semiconductor film 206 having a function of photoelectric conversion.
  • the microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced which is described in Embodiment 1 or Embodiment 2 is preferably used as the semiconductor film 204 having the first conductivity type. This is because in this case, as compared with the use of a conventional microcrystalline semiconductor film, it is possible to reduce series resistance and to suppress optical and electrical loss at the interface between the microcrystalline semiconductor film having high crystallinity and another film. It is needless to say that other semiconductors such as an amorphous semiconductor, a polycrystalline semiconductor, and a single crystal semiconductor can also be used.
  • a surface of the semiconductor film 204 having the first conductivity type may have a texture structure.
  • the semiconductor film 204 having the first conductivity type can be formed using diborane and a deposition gas containing silicon by a plasma CVD method. Further, the semiconductor film 204 having the first conductivity type is formed to a thickness of 1 nm to 100 nm, preferably 5 nm to 50 nm.
  • the semiconductor film 204 having the first conductivity type may be formed as follows: a silicon film to which an impurity element imparting a conductivity type is not added is formed by a plasma CVD method or the like; and boron is added by an ion implantation method or the like.
  • the semiconductor film 206 having a function of photoelectric conversion is formed over the semiconductor film 204 having the first conductivity type.
  • a semiconductor film containing a semiconductor material which is similar to that of the semiconductor film 204 is used. That is, as the semiconductor material, silicon, silicon carbide, germanium, gallium arsenide, indium phosphide, zinc selenide, gallium nitride, silicon germanium, or the like is used. In particular, silicon is preferably used. Alternatively, a semiconductor material containing an organic material, a semiconductor material containing a metal oxide, or the like can be used.
  • the microcrystalline semiconductor film having high crystallinity with the space between mixed phase gains reduced is preferably used.
  • the microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced described in Embodiment 1 and Embodiment 2 to the semiconductor film, as compared with the use of a conventional microcrystalline semiconductor film, it is possible to reduce series resistance and to suppress optical and electrical loss at the interface between the microcrystalline semiconductor film having high crystallinity and another film.
  • the semiconductor film 206 having a function of photoelectric conversion needs to exhibit sufficient light absorption, it preferably has a thickness of about 100 nm to 10 ⁇ m.
  • a semiconductor film 208 having the second conductivity type is formed over the semiconductor film 206 having a function of photoelectric conversion.
  • the second conductivity type is an n-type.
  • the semiconductor film 208 having the second conductivity type can be formed using a material such as silicon to which phosphorus is added as an impurity element imparting a conductivity type.
  • Semiconductor materials that can be used for the semiconductor film 208 having the second conductivity type are the same as those for the semiconductor film 204 having the first conductivity type.
  • the semiconductor film 208 having the second conductivity type can be formed like the semiconductor film 204 having the first conductivity type.
  • the semiconductor film 208 having the second conductivity type can be formed using phosphine and a deposition gas containing silicon by a plasma CVD method.
  • the semiconductor film 208 having the second conductivity type as described in Embodiment 1 or Embodiment 2, the microcrystalline semiconductor film having high crystallinity with the space between mixed phase grains reduced is preferably used.
  • the conductivity type (second conductivity type) of the semiconductor film 208 is preferably an n-type, but one embodiment of the present invention is not limited thereto.
  • the first conductivity type is an n-type
  • the second conductivity type is a p-type.
  • the second electrode 210 is formed over the semiconductor film 208 having the second conductivity type.
  • the second electrode 210 is formed using a conductive material such as metal. They can be formed using a material that easily reflects light, such as aluminum, silver, titanium, or tantalum, for instance. Such a material is preferably used because light that cannot be absorbed by the semiconductor film 206 can be incident on the semiconductor film 206 again; thus, photoelectric conversion efficiency can be improved.
  • the second electrode 210 As a method of forming the second electrode 210 , there are a sputtering method, a vacuum evaporation method, a CVD method, a coating method, a printing method, and the like. Further, the second electrode 210 is formed to a thickness of 10 nm to 500 nm, preferably 50 nm to 100 nm.
  • the second electrode 210 is formed using a material that has no light-transmitting property; however, the structure of the second electrode 210 is not limited thereto.
  • the second electrode 210 can be formed using any of the light-transmitting conductive materials for the first electrode 202 .
  • an auxiliary electrode containing a low-resistance conductive material may be formed so as to be in contact with the second electrode 210 .
  • a photoelectric conversion device in which a microcrystalline semiconductor film having high crystallinity with the space between the mixed phase grains reduced is used as any of a semiconductor film having a function of photoelectric conversion, a semiconductor film having the first conductivity type, and a semiconductor film having the second conductivity type.
  • This can enhance the photoelectric conversion efficiency of a photoelectric conversion device.
  • the microcrystalline semiconductor film having high crystallinity with the space between the mixed phase grains reduced is used as one of the semiconductor film having a function of photoelectric conversion, the semiconductor film having the first conductivity type, and the semiconductor film having the second conductivity type, the film to which the microcrystalline semiconductor film is applied can be changed as appropriate.
  • the microcrystalline semiconductor films having high crystallinity with the space between the mixed phase grains reduced are used as a plurality of films of the above semiconductor films, the photoelectric conversion efficiency can be more effectively enhanced.
  • a photoelectric conversion device having one unit cell is described in this embodiment, a photoelectric conversion device may have two or more stacked unit cells as appropriate.
  • This embodiment can be implemented in appropriate combination with any of the other embodiments.
  • a semiconductor device disclosed in this specification can be applied to an electronic paper.
  • An electronic paper can be used for electronic devices of a variety of fields as long as they display data.
  • an electronic paper can be applied to an e-book reader (electronic book), a poster, a digital signage, a public information display (PID), an advertisement in a vehicle such as a train, or displays of various cards such as a credit card.
  • An example of the electronic device is illustrated in FIG. 11 .
  • FIG. 11 illustrates an example of an electronic book reader.
  • the electronic book reader 2700 includes two housings, a housing 2701 and a housing 2703 .
  • the housing 2701 and the housing 2703 are combined with a hinge 2711 so that the electronic book reader 2700 can be opened and closed with the hinge 2711 as an axis.
  • the electronic book reader 2700 can operate like a paper book.
  • a display portion 2705 and a photoelectric conversion device 2706 are incorporated in the housing 2701 .
  • a display portion 2707 and a photoelectric conversion device 2708 are incorporated in the housing 2703 .
  • the display portion 2705 and the display portion 2707 may display one image or different images. In the structure where different images are displayed in the above display portions, for example, the right display portion (the display portion 2705 in FIG. 11 ) can display text and the left display portion (the display portion 2707 in FIG. 11 ) can display images.
  • FIG. 11 illustrates an example in which the housing 2701 is provided with an operation portion and the like.
  • the housing 2701 is provided with a power switch 2721 , an operation key 2723 , a speaker 2725 , and the like.
  • the operation key 2723 pages can be turned.
  • a keyboard, a pointing device, and the like may be provided on the same surface as the display portion of the housing.
  • an external connection terminal an earphone terminal, a USB terminal, a terminal that can be connected to various cables such as an AC adapter and a USB cable, or the like
  • a recording medium insertion portion, or the like may be provided on the back surface or the side surface of the housing.
  • the electronic book reader 2700 may have a function of an electronic dictionary.
  • the electronic book reader 2700 may send and receive data wirelessly. Through wireless communication, desired book data or the like can be purchased and downloaded from an electronic book server.
  • a semiconductor device disclosed in this specification can be applied to a variety of electronic devices (including amusement machines).
  • electronic devices include television sets (also referred to as televisions or television receivers), monitors of computers or the like, cameras such as digital cameras or digital video cameras, digital photo frames, cellular phones (also referred to as mobile phones or mobile phone sets), portable game consoles, portable information terminals, audio reproducing devices, large-sized game machines such as pachinko machines, and the like.
  • FIG. 12A illustrates an example of a television set.
  • a display portion 9603 is incorporated in a housing 9601 . Images can be displayed on the display portion 9603 .
  • the housing 9601 is supported by a stand 9605 .
  • the television set 9600 can be operated with an operation switch of the housing 9601 or a separate remote controller 9610 .
  • Channels and volume can be controlled with an operation key 9609 of the remote controller 9610 so that an image displayed on the display portion 9603 can be controlled.
  • the remote controller 9610 may be provided with a display portion 9607 which displays data output from the remote controller 9610 .
  • the television set 9600 is provided with a receiver, a modem, and the like. With the receiver, a general television broadcast can be received. Furthermore, when the television set 9600 is connected to a communication network by wired or wireless connection via the modem, one-way (from a transmitter to a receiver) or two-way (between a transmitter and a receiver, between receivers, or the like) data communication can be performed.
  • FIG. 12B illustrates an example of a digital photo frame.
  • a display portion 9703 is incorporated in a housing 9701 .
  • Various images can be displayed on the display portion 9703 .
  • the display portion 9703 can display image data taken with a digital camera or the like, whereby the digital photo frame 9700 can function as a normal photo frame.
  • the digital photo frame 9700 is provided with an operation portion, an external connection terminal (a USB terminal, a terminal that can be connected to various cables such as a USB cable, or the like), a recording medium insertion portion, and the like. Although they may be provided on the same surface as the display portion 9703 , it is preferable to provide them on the side surface or the back surface because the design thereof is improved. For example, a memory in which image data taken with a digital camera is stored is inserted in the recording medium insertion portion of the digital photo frame, whereby the image data can be displayed on the display portion 9703 .
  • an external connection terminal a USB terminal, a terminal that can be connected to various cables such as a USB cable, or the like
  • a recording medium insertion portion and the like.
  • the digital photo frame 9700 may send and receive data wirelessly. Through wireless communication, desired image data can be downloaded to be displayed.
  • FIG. 13 is a perspective view illustrating an example of a portable computer.
  • a top housing 9301 having a display portion 9303 and a bottom housing 9302 having a keyboard 9304 can overlap with each other by closing a hinge unit which connects the top housing 9301 and the bottom housing 9302 .
  • the portable computer in FIG. 13 is convenient for carrying, and in the case of using the keyboard for input, the hinge unit is opened so that the user can input looking at the display portion 9303 .
  • the bottom housing 9302 includes a pointing device 9306 with which input can be performed, in addition to the keyboard 9304 . Further, when the display portion 9303 is a touch input panel, input can be performed by touching part of the display portion.
  • the bottom housing 9302 includes an arithmetic function portion such as a CPU or hard disk.
  • the bottom housing 9302 includes an external connection port 9305 into which another device, for example, a communication cable conformable to communication standards of a USB is inserted.
  • the top housing 9301 further includes a display portion 9307 which can be stored in the top housing 9301 by being slid therein.
  • a large display screen can be realized.
  • the user can adjust the orientation of a screen of the storable display portion 9307 .
  • the storable display portion 9307 is a touch input panel, input can be performed by touching part of the storable display portion.
  • the display portion 9303 or the storable display portion 9307 is formed using an image display device such as a liquid crystal display panel or a light-emitting display panel including an organic light-emitting element, an inorganic light-emitting element, or the like.
  • the portable computer in FIG. 13 which can be provided with a receiver and the like, can receive a television broadcast to display an image on the display portion. While the hinge unit which connects the top housing 9301 and the bottom housing 9302 is kept closed, the whole screen of the display portion 9307 is exposed by sliding the display portion 9307 out and the angle of the screen is adjusted; thus, the user can watch a television broadcast. In this case, the hinge unit is not opened and display is not performed on the display portion 9303 . In addition, start up of only a circuit which displays the television broadcast is performed. Therefore, power consumption can be minimized, which is advantageous for the portable computer whose battery capacity is limited.
  • a film to be etched is an amorphous silicon film.
  • a 100-nm-thick amorphous silicon film was formed over a glass substrate.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane and hydrogen were introduced as a source gas at flow rates of 100 sccm and 75 sccm, respectively; the pressure in a treatment chamber was 100 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 30 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • a film to be etched is a microcrystalline silicon film.
  • a 300-nm-thick silicon nitride film was formed over a glass substrate, and was subjected to plasma treatment.
  • a 5-nm-thick seed was formed under the first condition described in Embodiment 1, and then a 65-nm-thick microcrystalline silicon film was formed under the second condition described in Embodiment 1 (without a cycle flow).
  • the gate insulating film 105 was formed using a silicon nitride film.
  • the thickness of the silicon nitride film was 300 nm.
  • the silicon nitride film was formed by a plasma CVD method.
  • the silicon nitride film was formed by plasma discharge performed under the following condition: silane, hydrogen, nitrogen, and ammonia were introduced as a source gas at flow rates of 15 sccm, 200 sccm, 180 sccm, and 500 sccm, respectively; the pressure in a treatment chamber was 100 Pa; the substrate temperature was 250° C.; the RF power source frequency was 13.56 MHz; and the power of the RF power source was 200 W.
  • Plasma treatment for the silicon nitride film was performed by plasma discharge at 300 W under the following condition: dinitrogen monoxide (N 2 O) was introduced at a flow rate of 400 sccm and the pressure in the treatment chamber was 60 Pa. Note that the above-described plasma treatment was performed using a parallel-plate plasma apparatus, with the upper electrode temperature and the lower electrode temperature set at 250° C. and 290° C., respectively.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane, hydrogen, and argon were introduced as a source gas at flow rates of 4 sccm, 750 sccm, and 750 sccm, respectively; the pressure in the treatment chamber was 532 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 150 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane, hydrogen, and argon were introduced as a source gas at flow rates of 1.8 sccm, 750 sccm, and 750 sccm, respectively; the pressure in the treatment chamber was 5000 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 125 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • Sample 1 and Sample 2 were each subjected to etching treatment with the pressure changed, and the etching rates were measured.
  • a plasma etching method was used in which plasma discharge was performed for 600 seconds under the following conditions: hydrogen and argon were introduced as an etching gas at flow rates of 1500 sccm and 1500 sccm, respectively; the RF power source frequency was 13.56 MHz; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • the pressure in the treatment chamber was changed in the following manner: 1000 Pa, 2000 Pa, 3000 Pa, 4000 Pa, 5000 Pa, and 10000 Pa.
  • the power of the RF power source was changed in the following manner: 100 W, and 150 W.
  • FIG. 14 shows a relation between the pressure and the etching rate at this time.
  • the horizontal axis represents 1/pressure (1/kPa), and the vertical axis represents the etching rate (nm/min).
  • the etching rates of Sample 1 are denoted by rhombuses.
  • the etching rates in the case where the power of the RF power source was 100 W with the pressure set to 1000 Pa to 5000 Pa are denoted by white rhombuses.
  • the etching rates in the case where the power of the RF power source was 150 W with the pressure set to 2000 Pa to 10000 Pa are denoted by black rhombuses.
  • the etching rates of Sample 2 are denoted by squares.
  • the etching rates in the case where the power of the RF power source was 100 W with the pressure set to 1000 Pa to 5000 Pa are denoted by white squares.
  • the etching rates in the case where the power of the RF power source was 150 W with the pressure set to 2000 Pa to 10000 Pa are denoted by black squares.
  • the etching rate of Sample 2 (the film to be etched is the microcrystalline silicon film) was high when the pressure was 1000 Pa (that is, when the value of 1/pressure (1/kPa) represented by the horizontal axis was 1). However, the etching rate was low when the pressure was 2000 Pa or higher (that is, the value of 1/pressure (1/kPa) represented by the horizontal axis was 0.5 or less), and the microcrystalline silicon film was hardly etched.
  • the etching rate of Sample 1 (the film to be etched was the amorphous silicon film) was decreased substantially linearly with a pressure of 1000 Pa to 10000 Pa, but the amorphous silicon film was etched.
  • an amorphous silicon film can be selectively etched with the use of plasma which is generated in a treatment chamber having a hydrogen atmosphere with a pressure of at least 2000 Pa, without a microcrystalline silicon film being etched.
  • Embodiment 1 the surface structure, the crystallinity, and the size of the crystallite of the microcrystalline semiconductor film in Embodiment 1 will be described with reference to FIGS. 15A and 15B and FIGS. 16A and 16B .
  • Sample 3 and Sample 5 were each manufactured in such a manner that a microcrystalline silicon film was formed by the method described in Embodiment 1.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane, hydrogen, and argon were introduced as a source gas at flow rates of 4 sccm, 750 sccm, and 750 sccm, respectively; the pressure in a treatment chamber was 532 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 150 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: a source gas was introduced using a cycle flow in which the flow rate of hydrogen was 1500 sccm, that of argon was 1500 sccm, and that of silane was set to 2 sccm for 10 seconds and 0.1 sccm for 5 seconds alternately; the pressure in the treatment chamber was 10000 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 350 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: a source gas was introduced using a cycle flow in which the flow rate of hydrogen was 1500 sccm, that of argon was set to 1500 sccm, and that of silane was set to 2 sccm for 5 seconds and 0.1 sccm for 5 seconds alternately; the pressure in the treatment chamber was 10000 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 350 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • Sample 4 which is a reference example, a microcrystalline silicon film was formed under the second condition without using a cycle flow, unlike in Sample 3 and Sample 5. Specifically, a 300-nm-thick silicon nitride film was formed over a glass substrate, and then was subjected to plasma treatment. Next, a 5-nm-thick seed was formed under the first condition described in Embodiment 1, and then a 30-nm-thick microcrystalline silicon film was formed under the second condition described in Embodiment 1 (without a cycle flow).
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane, hydrogen, and argon were introduced as a source gas at flow rates of 2 sccm, 1500 sccm, and 1500 sccm, respectively; the pressure in a treatment chamber was 10000 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 350 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • microcrystalline silicon film in each of Sample 3 and Sample 4 was photographed with a scanning electron microscope, and the SEM photographs thereof (magnified to 0.2 million times) are shown in FIGS. 15A and 15B .
  • the crystallinity (Ic/Ia (the peak intensity of crystalline silicon/the peak intensity of amorphous silicon) of each of Sample 3 and Sample 4 was measured by Raman spectroscopy.
  • the Ic/Ia of Sample 3 was 10.8, and the Ic/Ia of Sample 4 was 9.7.
  • FIGS. 17A and 17B show the results of evaluating the sizes of the crystallites in Sample 4 and Sample 5 by an in-plane X-ray diffraction (in-plane XRD) method.
  • FIG. 17A shows the X-ray diffraction spectrum of when 2 ⁇ represented by a horizontal axis was 20 degrees to 80 degrees.
  • FIG. 17B is an enlarged view of a peak having a plane orientation of ( 111 ) in FIG. 17A .
  • 2 ⁇ represented by a horizontal axis was 25 degrees to 35 degrees.
  • a dotted line represents the X-ray diffraction spectrum of Sample 4 which is a comparative example
  • a solid line represents the X-ray diffraction spectrum of Sample 5.
  • the full width at half maximum of the peak having a plane orientation of ( 111 ) was substituted in the Scherrer equation, and the average size of the crystallites each having a plane orientation of ( 111 ) in each sample was calculated.
  • the average size of the crystallites each having a plane orientation of ( 111 ) in Sample 5 was 10.5 nm
  • the average size of the crystallites each having a plane orientation of ( 111 ) in Sample 4 which is a comparative example was 9.2 nm.
  • FIGS. 15A and 15B it is found that when a microcrystalline silicon film is deposited after formation of a seed, a cycle flow is employed, whereby mixed phase grains can be dense and the crystallinity of the microcrystalline silicon film can be high. From FIGS. 17A and 17B , it is also found that when a microcrystalline silicon film is deposited after formation of a seed, a cycle flow is employed, whereby the size of crystallites can be large.
  • FIGS. 4A to 4D and FIGS. 6A to 6C A method for manufacturing the thin film transistor of this example will be described with reference to FIGS. 4A to 4D and FIGS. 6A to 6C .
  • a base insulating film (not illustrated here) was formed over the substrate 101 , and the gate electrode 103 was formed over the base insulating film.
  • a glass substrate (EAGLE XG manufactured by Corning Incorporated) was used as the substrate 101 .
  • the gate electrode 103 had a structure in which an aluminum layer was sandwiched between titanium layers. Specifically, first, a 50-nm-thick first titanium film was formed over the base insulating film by sputtering a titanium target with argon ions. At this time, the flow rate of argon which was introduced into a treatment chamber was 20 sccm, the pressure in the treatment chamber was set to 0.1 Pa, and the temperature was set to room temperature. Then, an aluminum target was sputtered with argon ions, so that a 100-nm-thick aluminum film was formed over the first titanium film.
  • the flow rate of argon which was introduced into the treatment chamber was 50 sccm
  • the pressure in the treatment chamber was set to 0.4 Pa
  • the temperature was set to room temperature.
  • a titanium target was sputtered with argon ions, so that a 50-nm-thick second titanium film was formed over the aluminum film.
  • the flow rate of argon which was introduced into the treatment chamber was 20 sccm and the pressure in the treatment chamber was set to 0.1 Pa.
  • the temperature was set to room temperature.
  • a resist was applied over the second titanium film and was irradiated with light with the use of a first photomask and developed to form a resist mask.
  • etching was performed using the resist mask, so that the gate electrode 103 was formed.
  • two-step etching was conducted using an inductively coupled plasma (ICP) apparatus in the following manner.
  • the first etching was performed under a condition that the ICP power was 600 W, the bias power was 250 W, boron trichloride was introduced at a flow rate of 60 sccm and chlorine was introduced at a flow rate of 20 sccm as an etching gas, and the pressure inside a treatment chamber was 1.2 Pa.
  • the second etching was performed under a condition that the ICP power was 500 W, the bias power was 50 W, the pressure was 2.0 Pa, carbon fluoride was introduced at a flow rate of 80 sccm as an etching gas, and the pressure inside the treatment chamber was 2.0 Pa. After that, the resist mask was removed.
  • the gate insulating film 105 was formed over the gate electrode 103 and the base insulating film.
  • a silicon nitride film was formed as the gate insulating film 105 .
  • a 300-nm-thick silicon nitride film was formed, and then subjected to plasma treatment.
  • the deposition condition and the plasma treatment condition of the silicon nitride film in Sample 2 described in Example 1 were employed.
  • the seed 107 was formed over the gate insulating film 105 .
  • the microcrystalline semiconductor film 109 was formed as illustrated in FIG. 4B .
  • a deposition condition similar to that of Sample 3 described in Example 2 was employed for the seed 107 .
  • the seed 107 was formed so as to have a thickness of 5 nm.
  • a deposition condition similar to that of Sample 3 described in Example 2 was employed for the microcrystalline semiconductor film 109 .
  • the microcrystalline semiconductor film 109 was formed so as to have a thickness of 65 nm.
  • the semiconductor film 111 was formed over the microcrystalline semiconductor film 109 , and the impurity semiconductor film 113 was formed over the semiconductor film 111 .
  • the semiconductor film 111 and the impurity semiconductor film 113 were deposited by a plasma CVD method.
  • the semiconductor film 111 For the deposition of the semiconductor film 111 , plasma discharge was performed under the following condition: silane, 1000 ppm ammonia (diluted with hydrogen), hydrogen, and argon were introduced as a source gas at flow rates of 20 sccm, 50 sccm, 700 sccm, and 750 sccm, respectively; the pressure in the treatment chamber was 350 Pa; the RF power source frequency was 13.56 MHz; and the power of the RF power source was 60 W. Note that here, the semiconductor film 111 was deposited using a parallel-plate plasma apparatus, with the upper electrode temperature and the lower electrode temperature set at 250° C. and 290° C., respectively.
  • the impurity semiconductor film 113 a 50-nm-thick amorphous silicon film to which phosphorus was added was formed.
  • plasma discharge was performed under the following condition: silane, 0.5% phosphine (diluted with hydrogen), and hydrogen were introduced as a source gas at flow rates of 80 sccm, 150 sccm, and 750 sccm, respectively; the pressure in the treatment chamber was 350 Pa; the RF power source frequency was 13.56 MHz; and the power of the RF power source was 30 W.
  • the impurity semiconductor film was deposited using the parallel-plate plasma apparatus, with the upper electrode temperature and the lower electrode temperature set at 250° C. and 290° C. respectively.
  • a resist was applied over the impurity semiconductor film 113 and was irradiated with light with the use of a second photomask and developed to form the resist mask 115 .
  • the process up to and including this step is illustrated in FIG. 4C .
  • the microcrystalline semiconductor film, the semiconductor film 111 , and the impurity semiconductor film 113 were etched with the use of the resist mask 115 , so that the semiconductor stacked body 117 including the microcrystalline semiconductor region 117 a and the amorphous semiconductor region 117 b , and the impurity semiconductor film 121 were formed.
  • the etching was performed using an ICP apparatus under the following condition: the ICP power was 450 W; the bias power was 100 W; boron chloride, carbon fluoride, and oxygen were introduced as an etching gas at flow rates of 36 sccm, 36 sccm, and 8 sccm, respectively; and the pressure in a treatment chamber was 2 Pa.
  • oxygen plasma treatment plasma discharge was performed under the following condition: oxygen was introduced at a flow rate of 100 sccm; the pressure in the treatment chamber was 0.67 Pa; the substrate temperature was ⁇ 10° C.; the source power was 2000 W; and the bias power was 350 W.
  • the conductive film 127 was formed over the gate insulating film 105 so as to cover the semiconductor stacked body 117 and the impurity semiconductor film 121 .
  • the conductive film 127 had a structure in which an aluminum layer was sandwiched between titanium layers and was formed in a manner similar to that of the gate electrode 103 .
  • the thicknesses of the first titanium film, the aluminum film, and the second titanium film were 50 nm, 200 nm, and 50 nm, respectively.
  • a resist was applied over the conductive film 127 and was irradiated with light with the use of a third photomask and developed to form a resist mask. Dry etching was performed on the conductive film 127 with the use of the resist mask, so that the wirings 129 a and 129 b were formed.
  • the etching was performed using an ICP apparatus under the following condition: the ICP power was 450 W; the bias power was 100 W; boron chloride and chlorine were introduced as an etching gas at flow rates of 60 sccm and 20 sccm, respectively; and the pressure in the treatment chamber was 1.9 Pa.
  • the resist mask was removed.
  • the impurity semiconductor film 121 was subjected to dry etching, so that the pair of impurity semiconductor films 131 a and 131 b serving as a source region and a drain region was formed.
  • the semiconductor stacked body 117 was partly etched, so that the semiconductor stacked body 133 including the microcrystalline semiconductor region 133 a and the pair of amorphous silicon regions 133 b was formed.
  • the semiconductor stacked body 117 was etched to a depth of 50 nm from its surface.
  • the planar shape of each of the wirings 129 a and 129 b functioning as a source electrode and a drain electrode was linear.
  • the surface of the semiconductor stacked body 133 was subjected to water plasma treatment, whereby impurities remaining on the surface of the semiconductor stacked body 133 were removed.
  • the water plasma treatment was performed under the following condition: the power was 1800 W; water vapor was introduced at a flow rate of 300 sccm; and the pressure in a treatment chamber was 66.5 Pa.
  • a 300-nm-thick silicon nitride film was formed as the insulating film 137 .
  • plasma discharge was performed under the following condition: silane, ammonia, nitrogen, and hydrogen were introduced as a source gas at flow rates of 20 sccm, 220 sccm, 450 sccm, and 450 sccm, respectively; the pressure in a treatment chamber was 160 Pa; the substrate temperature was 250° C.; the RF power source frequency was 13.56 MHz; and the power of the RF power source was 200 W.
  • a resist was applied over the insulating film 137 and was irradiated with light with the use of a fourth photomask and developed to form a resist mask.
  • part of the insulating film was subjected to dry etching so that the wirings 129 a and 129 b functioning as a source electrode and a drain electrode were exposed.
  • part of the insulating film 137 and part of the gate insulating film 105 were subjected to dry etching so that the gate electrode 103 was exposed. After that, the resist mask was removed.
  • a conductive film was formed over the insulating film 137 .
  • a resist was applied over the conductive film and was irradiated with light with the use of a fifth photomask and developed to form a resist mask. With the use of the resist mask, part of the conductive film was subjected to wet etching, so that the back gate electrode 139 was formed.
  • the conductive film a 50-nm-thick indium tin oxide was deposited by a sputtering method, and was subjected to wet etching, so that the back gate electrode 139 was formed. Although not illustrated, the back gate electrode 139 was connected to the gate electrode 103 . After that, the resist mask was removed.
  • TFT 1 a dual-gate thin film transistor
  • the microcrystalline semiconductor film 109 was formed to a thickness of 65 nm under a condition without a cycle flow in a process similar to that of TFT 1 , so that a dual-gate thin film transistor (referred to as TFT 2 ) was manufactured as a comparative example.
  • TFT 2 a dual-gate thin film transistor
  • a plasma CVD method was used in which plasma discharge was performed under the following condition: silane, hydrogen, and argon were introduced as a source gas at flow rates of 2 sccm, 1500 sccm, and 1500 sccm, respectively; the pressure in the treatment chamber was 10000 Pa; the RF power source frequency was 13.56 MHz; the power of the RF power source was 350 W; the upper electrode temperature was 250° C.; and the lower electrode temperature was 290° C.
  • FIGS. 16A and 16B show measured electrical characteristics of the thin film transistor (TFT 1 ) manufactured in this example and the thin film transistor (TFT 2 ) which is a comparative example.
  • the electrical characteristics in the case where the above gate voltage was applied only to the gate electrode 103 are shown.
  • the field-effect mobility of the thin film transistor in this example was calculated under the following condition: the channel length was 3.3 ⁇ m; the channel width was 20.4 ⁇ m; the thickness of the gate insulating layer was 300 nm; and the average permittivity was 6.55.
  • Table 1 shows the on-state current at a drain voltage of 10 V and a gate voltage of 15 V (denoted by Ion), the minimum off-state current (denoted by Ioff(min)), the off-state current at a gate voltage which is lower than the gate voltage at the minimum off-state current by 10 V (denoted by Ioff), the threshold voltage (denoted by Vth), the S value (denoted by S-value), the ratio of on-state current to minimum off-state current (denoted by Ion/Ioff_min), and the field-effect mobility at a drain voltage of 10 V ( ⁇ FE_sat).

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Chemical Vapour Deposition (AREA)
US13/159,830 2010-06-29 2011-06-14 Method for manufacturing semiconductor device Expired - Fee Related US8778745B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010148074 2010-06-29
JP2010-148074 2010-06-29

Publications (2)

Publication Number Publication Date
US20110318888A1 US20110318888A1 (en) 2011-12-29
US8778745B2 true US8778745B2 (en) 2014-07-15

Family

ID=45352928

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/159,830 Expired - Fee Related US8778745B2 (en) 2010-06-29 2011-06-14 Method for manufacturing semiconductor device

Country Status (5)

Country Link
US (1) US8778745B2 (enrdf_load_stackoverflow)
JP (1) JP5808589B2 (enrdf_load_stackoverflow)
KR (1) KR101840183B1 (enrdf_load_stackoverflow)
CN (1) CN102312220B (enrdf_load_stackoverflow)
TW (1) TWI514473B (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150108481A1 (en) * 2013-10-18 2015-04-23 Samsung Display Co., Ltd. Thin film transistor, display panel having the same and method of manufacturing the same
US12040184B2 (en) 2017-10-30 2024-07-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures

Families Citing this family (322)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US8410486B2 (en) 2010-05-14 2013-04-02 Semiconductor Energy Labortory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
CN102386072B (zh) * 2010-08-25 2016-05-04 株式会社半导体能源研究所 微晶半导体膜的制造方法及半导体装置的制造方法
US8450158B2 (en) * 2010-11-04 2013-05-28 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US9048327B2 (en) * 2011-01-25 2015-06-02 Semiconductor Energy Laboratory Co., Ltd. Microcrystalline semiconductor film, method for manufacturing the same, and method for manufacturing semiconductor device
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
JP2014045175A (ja) 2012-08-02 2014-03-13 Semiconductor Energy Lab Co Ltd 半導体装置
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
CN102938379B (zh) * 2012-11-21 2015-06-17 深圳市华星光电技术有限公司 开关管的制作方法及开关管的蚀刻设备
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
JP6083604B2 (ja) 2013-05-27 2017-02-22 国立研究開発法人海洋研究開発機構 応力履歴測定方法および応力センサー
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
GB201412201D0 (en) 2014-07-09 2014-08-20 Isis Innovation Two-step deposition process
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
CN104319279B (zh) * 2014-11-10 2017-11-14 京东方科技集团股份有限公司 阵列基板及其制造方法、显示装置
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
KR102326316B1 (ko) 2015-04-10 2021-11-16 삼성전자주식회사 반도체 소자의 제조 방법
US12281385B2 (en) * 2015-06-15 2025-04-22 Taiwan Semiconductor Manufacturing Co., Ltd. Gas dispenser and deposition apparatus using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
KR102532607B1 (ko) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. 기판 가공 장치 및 그 동작 방법
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
KR102546317B1 (ko) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. 기체 공급 유닛 및 이를 포함하는 기판 처리 장치
KR102762543B1 (ko) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
KR102700194B1 (ko) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
JP6856398B2 (ja) * 2017-02-10 2021-04-07 株式会社半導体エネルギー研究所 表示装置の作製方法
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
KR102457289B1 (ko) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. 박막 증착 방법 및 반도체 장치의 제조 방법
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (ko) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. 반도체 소자 구조물 형성 방법 및 관련된 반도체 소자 구조물
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
TWI815813B (zh) 2017-08-04 2023-09-21 荷蘭商Ａｓｍ智慧財產控股公司 用於分配反應腔內氣體的噴頭總成
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
KR102491945B1 (ko) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
KR102401446B1 (ko) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
KR102630301B1 (ko) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. 침투성 재료의 순차 침투 합성 방법 처리 및 이를 이용하여 형성된 구조물 및 장치
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
KR102443047B1 (ko) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치 방법 및 그에 의해 제조된 장치
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
CN111316417B (zh) 2017-11-27 2023-12-22 阿斯莫Ip控股公司 与批式炉偕同使用的用于储存晶圆匣的储存装置
US11639811B2 (en) 2017-11-27 2023-05-02 Asm Ip Holding B.V. Apparatus including a clean mini environment
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI799494B (zh) 2018-01-19 2023-04-21 荷蘭商Ａｓｍ 智慧財產控股公司 沈積方法
WO2019142055A2 (en) 2018-01-19 2019-07-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
KR102636427B1 (ko) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. 기판 처리 방법 및 장치
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (ko) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. 기판 상에 전극을 형성하는 방법 및 전극을 포함하는 반도체 소자 구조
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102501472B1 (ko) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. 기판 처리 방법
KR102600229B1 (ko) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. 기판 지지 장치, 이를 포함하는 기판 처리 장치 및 기판 처리 방법
TWI843623B (zh) 2018-05-08 2024-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 藉由循環沉積製程於基板上沉積氧化物膜之方法及相關裝置結構
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
KR20190129718A (ko) 2018-05-11 2019-11-20 에이에스엠 아이피 홀딩 비.브이. 기판 상에 피도핑 금속 탄화물 막을 형성하는 방법 및 관련 반도체 소자 구조
KR102596988B1 (ko) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. 기판 처리 방법 및 그에 의해 제조된 장치
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
TWI840362B (zh) 2018-06-04 2024-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 水氣降低的晶圓處置腔室
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102568797B1 (ko) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. 기판 처리 시스템
TWI871083B (zh) 2018-06-27 2025-01-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用於形成含金屬材料之循環沉積製程
CN112292477A (zh) 2018-06-27 2021-01-29 Asm Ip私人控股有限公司 用于形成含金属的材料的循环沉积方法及包含含金属的材料的膜和结构
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (ko) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. 박막 증착 방법 및 반도체 장치의 제조 방법
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (ko) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. 박막 증착 방법
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (zh) 2018-10-01 2024-10-25 Asmip控股有限公司 衬底保持设备、包含所述设备的系统及其使用方法
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (ko) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. 기판 지지 유닛 및 이를 포함하는 박막 증착 장치와 기판 처리 장치
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102605121B1 (ko) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치 및 기판 처리 방법
KR102546322B1 (ko) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치 및 기판 처리 방법
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR102748291B1 (ko) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. 기판 지지 유닛 및 이를 포함하는 기판 처리 장치
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (ko) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치를 세정하는 방법
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (ja) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー 窒化ガリウムの選択的堆積を用いてデバイス構造体を形成する方法及びそのためのシステム
TWI819180B (zh) 2019-01-17 2023-10-21 荷蘭商Ａｓｍ 智慧財產控股公司 藉由循環沈積製程於基板上形成含過渡金屬膜之方法
KR102727227B1 (ko) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
CN111524788B (zh) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 氧化硅的拓扑选择性膜形成的方法
TWI845607B (zh) 2019-02-20 2024-06-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用來填充形成於基材表面內之凹部的循環沉積方法及設備
KR102638425B1 (ko) 2019-02-20 2024-02-21 에이에스엠 아이피 홀딩 비.브이. 기판 표면 내에 형성된 오목부를 충진하기 위한 방법 및 장치
KR102626263B1 (ko) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. 처리 단계를 포함하는 주기적 증착 방법 및 이를 위한 장치
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
TWI842826B (zh) 2019-02-22 2024-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基材處理設備及處理基材之方法
KR102782593B1 (ko) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. SiOC 층을 포함한 구조체 및 이의 형성 방법
US11424119B2 (en) 2019-03-08 2022-08-23 Asm Ip Holding B.V. Method for selective deposition of silicon nitride layer and structure including selectively-deposited silicon nitride layer
KR102762833B1 (ko) 2019-03-08 2025-02-04 에이에스엠 아이피 홀딩 비.브이. SiOCN 층을 포함한 구조체 및 이의 형성 방법
KR20200116033A (ko) 2019-03-28 2020-10-08 에이에스엠 아이피 홀딩 비.브이. 도어 개방기 및 이를 구비한 기판 처리 장치
KR102809999B1 (ko) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. 반도체 소자를 제조하는 방법
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
KR20200125453A (ko) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. 기상 반응기 시스템 및 이를 사용하는 방법
KR20200130121A (ko) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. 딥 튜브가 있는 화학물질 공급원 용기
KR20200130118A (ko) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. 비정질 탄소 중합체 막을 개질하는 방법
KR20200130652A (ko) 2019-05-10 2020-11-19 에이에스엠 아이피 홀딩 비.브이. 표면 상에 재료를 증착하는 방법 및 본 방법에 따라 형성된 구조
JP7598201B2 (ja) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー ウェハボートハンドリング装置、縦型バッチ炉および方法
JP7612342B2 (ja) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー ウェハボートハンドリング装置、縦型バッチ炉および方法
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141003A (ko) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. 가스 감지기를 포함하는 기상 반응기 시스템
KR20200141931A (ko) 2019-06-10 2020-12-21 에이에스엠 아이피 홀딩 비.브이. 석영 에피택셜 챔버를 세정하는 방법
KR20200143254A (ko) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. 개질 가스를 사용하여 전자 구조를 형성하는 방법, 상기 방법을 수행하기 위한 시스템, 및 상기 방법을 사용하여 형성되는 구조
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR20210005515A (ko) 2019-07-03 2021-01-14 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치용 온도 제어 조립체 및 이를 사용하는 방법
JP7499079B2 (ja) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー 同軸導波管を用いたプラズマ装置、基板処理方法
CN112216646A (zh) 2019-07-10 2021-01-12 Asm Ip私人控股有限公司 基板支撑组件及包括其的基板处理装置
KR20210010307A (ko) 2019-07-16 2021-01-27 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
KR20210010820A (ko) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. 실리콘 게르마늄 구조를 형성하는 방법
KR20210010816A (ko) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. 라디칼 보조 점화 플라즈마 시스템 및 방법
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TWI839544B (zh) 2019-07-19 2024-04-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成形貌受控的非晶碳聚合物膜之方法
KR20210010817A (ko) 2019-07-19 2021-01-28 에이에스엠 아이피 홀딩 비.브이. 토폴로지-제어된 비정질 탄소 중합체 막을 형성하는 방법
CN112309843A (zh) 2019-07-29 2021-02-02 Asm Ip私人控股有限公司 实现高掺杂剂掺入的选择性沉积方法
CN112309900A (zh) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 基板处理设备
US12169361B2 (en) 2019-07-30 2024-12-17 Asm Ip Holding B.V. Substrate processing apparatus and method
CN112309899A (zh) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 基板处理设备
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
KR20210018759A (ko) 2019-08-05 2021-02-18 에이에스엠 아이피 홀딩 비.브이. 화학물질 공급원 용기를 위한 액체 레벨 센서
CN112342526A (zh) 2019-08-09 2021-02-09 Asm Ip私人控股有限公司 包括冷却装置的加热器组件及其使用方法
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
JP2021031769A (ja) 2019-08-21 2021-03-01 エーエスエム アイピー ホールディング ビー．ブイ． 成膜原料混合ガス生成装置及び成膜装置
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
KR20210024423A (ko) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. 홀을 구비한 구조체를 형성하기 위한 방법
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR20210024420A (ko) 2019-08-23 2021-03-05 에이에스엠 아이피 홀딩 비.브이. 비스(디에틸아미노)실란을 사용하여 peald에 의해 개선된 품질을 갖는 실리콘 산화물 막을 증착하기 위한 방법
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR102806450B1 (ko) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. 희생 캡핑 층을 이용한 선택적 증착 방법
KR102733104B1 (ko) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (zh) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 通过循环等离子体增强沉积工艺形成拓扑选择性氧化硅膜的方法
TWI846953B (zh) 2019-10-08 2024-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基板處理裝置
KR20210042810A (ko) 2019-10-08 2021-04-20 에이에스엠 아이피 홀딩 비.브이. 활성 종을 이용하기 위한 가스 분배 어셈블리를 포함한 반응기 시스템 및 이를 사용하는 방법
KR20210043460A (ko) 2019-10-10 2021-04-21 에이에스엠 아이피 홀딩 비.브이. 포토레지스트 하부층을 형성하기 위한 방법 및 이를 포함한 구조체
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (zh) 2019-10-16 2024-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 氧化矽之拓撲選擇性膜形成之方法
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (ko) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. 막을 선택적으로 에칭하기 위한 장치 및 방법
KR20210050453A (ko) 2019-10-25 2021-05-07 에이에스엠 아이피 홀딩 비.브이. 기판 표면 상의 갭 피처를 충진하는 방법 및 이와 관련된 반도체 소자 구조
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR20210054983A (ko) 2019-11-05 2021-05-14 에이에스엠 아이피 홀딩 비.브이. 도핑된 반도체 층을 갖는 구조체 및 이를 형성하기 위한 방법 및 시스템
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR20210062561A (ko) 2019-11-20 2021-05-31 에이에스엠 아이피 홀딩 비.브이. 기판의 표면 상에 탄소 함유 물질을 증착하는 방법, 상기 방법을 사용하여 형성된 구조물, 및 상기 구조물을 형성하기 위한 시스템
CN112951697B (zh) 2019-11-26 2025-07-29 Asmip私人控股有限公司 基板处理设备
US11450529B2 (en) 2019-11-26 2022-09-20 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112885693B (zh) 2019-11-29 2025-06-10 Asmip私人控股有限公司 基板处理设备
CN112885692B (zh) 2019-11-29 2025-08-15 Asmip私人控股有限公司 基板处理设备
JP7527928B2 (ja) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー 基板処理装置、基板処理方法
KR20210070898A (ko) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. 기판 처리 장치
CN112992667A (zh) 2019-12-17 2021-06-18 Asm Ip私人控股有限公司 形成氮化钒层的方法和包括氮化钒层的结构
KR20210080214A (ko) 2019-12-19 2021-06-30 에이에스엠 아이피 홀딩 비.브이. 기판 상의 갭 피처를 충진하는 방법 및 이와 관련된 반도체 소자 구조
KR20210089077A (ko) 2020-01-06 2021-07-15 에이에스엠 아이피 홀딩 비.브이. 가스 공급 어셈블리, 이의 구성 요소, 및 이를 포함하는 반응기 시스템
JP7636892B2 (ja) 2020-01-06 2025-02-27 エーエスエム・アイピー・ホールディング・ベー・フェー チャネル付きリフトピン
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR20210093163A (ko) 2020-01-16 2021-07-27 에이에스엠 아이피 홀딩 비.브이. 고 종횡비 피처를 형성하는 방법
KR102675856B1 (ko) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. 박막 형성 방법 및 박막 표면 개질 방법
TW202513845A (zh) 2020-02-03 2025-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 半導體裝置結構及其形成方法
TW202146882A (zh) 2020-02-04 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 驗證一物品之方法、用於驗證一物品之設備、及用於驗證一反應室之系統
KR20210100535A (ko) * 2020-02-05 2021-08-17 에이에스엠 아이피 홀딩 비.브이. 탄소 재료를 포함한 구조체를 형성하는 방법, 이 방법을 사용하여 형성된 구조체, 및 이 구조체를 형성하기 위한 시스템
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
KR20210103956A (ko) 2020-02-13 2021-08-24 에이에스엠 아이피 홀딩 비.브이. 수광 장치를 포함하는 기판 처리 장치 및 수광 장치의 교정 방법
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
CN113410160A (zh) 2020-02-28 2021-09-17 Asm Ip私人控股有限公司 专用于零件清洁的系统
TW202139347A (zh) 2020-03-04 2021-10-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 反應器系統、對準夾具、及對準方法
KR20210116249A (ko) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. 록아웃 태그아웃 어셈블리 및 시스템 그리고 이의 사용 방법
KR20210116240A (ko) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. 조절성 접합부를 갖는 기판 핸들링 장치
CN113394086A (zh) 2020-03-12 2021-09-14 Asm Ip私人控股有限公司 用于制造具有目标拓扑轮廓的层结构的方法
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (ko) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. 박막 형성 방법
KR102719377B1 (ko) 2020-04-03 2024-10-17 에이에스엠 아이피 홀딩 비.브이. 배리어층 형성 방법 및 반도체 장치의 제조 방법
US11437241B2 (en) 2020-04-08 2022-09-06 Asm Ip Holding B.V. Apparatus and methods for selectively etching silicon oxide films
KR20210128343A (ko) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. 크롬 나이트라이드 층을 형성하는 방법 및 크롬 나이트라이드 층을 포함하는 구조
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR20210130646A (ko) 2020-04-21 2021-11-01 에이에스엠 아이피 홀딩 비.브이. 기판을 처리하기 위한 방법
TWI884193B (zh) 2020-04-24 2025-05-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成含氮化釩層及包含該層的結構之方法
KR20210132600A (ko) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. 바나듐, 질소 및 추가 원소를 포함한 층을 증착하기 위한 방법 및 시스템
TW202146831A (zh) 2020-04-24 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 垂直批式熔爐總成、及用於冷卻垂直批式熔爐之方法
TW202208671A (zh) 2020-04-24 2022-03-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成包括硼化釩及磷化釩層的結構之方法
KR20210132612A (ko) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. 바나듐 화합물들을 안정화하기 위한 방법들 및 장치
KR102783898B1 (ko) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. 고체 소스 전구체 용기
KR20210134869A (ko) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Foup 핸들러를 이용한 foup의 빠른 교환
TW202147543A (zh) 2020-05-04 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 半導體處理系統
KR102788543B1 (ko) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. 반응기 시스템용 레이저 정렬 고정구
TW202146699A (zh) 2020-05-15 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成矽鍺層之方法、半導體結構、半導體裝置、形成沉積層之方法、及沉積系統
TW202147383A (zh) 2020-05-19 2021-12-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基材處理設備
KR20210145079A (ko) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. 기판을 처리하기 위한 플랜지 및 장치
KR102795476B1 (ko) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. 다수의 탄소 층을 포함한 구조체 및 이를 형성하고 사용하는 방법
TWI873343B (zh) 2020-05-22 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用於在基材上形成薄膜之反應系統
KR20210146802A (ko) 2020-05-26 2021-12-06 에이에스엠 아이피 홀딩 비.브이. 붕소 및 갈륨을 함유한 실리콘 게르마늄 층을 증착하는 방법
TWI876048B (zh) 2020-05-29 2025-03-11 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基板處理方法
TW202212620A (zh) 2020-06-02 2022-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 處理基板之設備、形成膜之方法、及控制用於處理基板之設備之方法
KR20210156219A (ko) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. 붕소를 함유한 실리콘 게르마늄 층을 증착하는 방법
TW202218133A (zh) 2020-06-24 2022-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成含矽層之方法
TWI873359B (zh) 2020-06-30 2025-02-21 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基板處理方法
TW202202649A (zh) 2020-07-08 2022-01-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 基板處理方法
TWI864307B (zh) 2020-07-17 2024-12-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用於光微影之結構、方法與系統
KR20220011092A (ko) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. 전이 금속층을 포함하는 구조체를 형성하기 위한 방법 및 시스템
TWI878570B (zh) 2020-07-20 2025-04-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用於沉積鉬層之方法及系統
TW202219303A (zh) 2020-07-27 2022-05-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 薄膜沉積製程
KR20220021863A (ko) 2020-08-14 2022-02-22 에이에스엠 아이피 홀딩 비.브이. 기판 처리 방법
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TW202228863A (zh) 2020-08-25 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 清潔基板的方法、選擇性沉積的方法、及反應器系統
TWI874701B (zh) 2020-08-26 2025-03-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成金屬氧化矽層及金屬氮氧化矽層的方法
TW202229601A (zh) 2020-08-27 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成圖案化結構的方法、操控機械特性的方法、裝置結構、及基板處理系統
TW202217045A (zh) 2020-09-10 2022-05-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 沉積間隙填充流體之方法及相關系統和裝置
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR20220036866A (ko) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. 실리콘 산화물 증착 방법
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
KR20220041751A (ko) 2020-09-25 2022-04-01 에이에스엠 아이피 홀딩 비.브이. 반도체 처리 방법
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
KR20220045900A (ko) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. 실리콘 함유 재료를 증착하기 위한 증착 방법 및 장치
CN114293174A (zh) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 气体供应单元和包括气体供应单元的衬底处理设备
TW202229613A (zh) 2020-10-14 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 於階梯式結構上沉積材料的方法
KR20220050048A (ko) 2020-10-15 2022-04-22 에이에스엠 아이피 홀딩 비.브이. 반도체 소자의 제조 방법, 및 ether-cat을 사용하는 기판 처리 장치
KR20220053482A (ko) 2020-10-22 2022-04-29 에이에스엠 아이피 홀딩 비.브이. 바나듐 금속을 증착하는 방법, 구조체, 소자 및 증착 어셈블리
TW202223136A (zh) 2020-10-28 2022-06-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 用於在基板上形成層之方法、及半導體處理系統
TW202229620A (zh) 2020-11-12 2022-08-01 特文特大學 沉積系統、用於控制反應條件之方法、沉積方法
TW202229795A (zh) 2020-11-23 2022-08-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 具注入器之基板處理設備
TW202235649A (zh) 2020-11-24 2022-09-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 填充間隙之方法與相關之系統及裝置
TW202235675A (zh) 2020-11-30 2022-09-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 注入器、及基板處理設備
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
TW202233884A (zh) 2020-12-14 2022-09-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 形成臨限電壓控制用之結構的方法
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
TW202232639A (zh) 2020-12-18 2022-08-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 具有可旋轉台的晶圓處理設備
TW202231903A (zh) 2020-12-22 2022-08-16 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 過渡金屬沉積方法、過渡金屬層、用於沉積過渡金屬於基板上的沉積總成
TW202226899A (zh) 2020-12-22 2022-07-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 具匹配器的電漿處理裝置
TW202242184A (zh) 2020-12-22 2022-11-01 荷蘭商Ａｓｍ Ｉｐ私人控股有限公司 前驅物膠囊、前驅物容器、氣相沉積總成、及將固態前驅物裝載至前驅物容器中之方法
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover

Citations (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4409134A (en) 1980-03-03 1983-10-11 Shunpei Yamazaki Photoelectric conversion semiconductor and manufacturing method thereof
JPH03201492A (ja) 1989-12-28 1991-09-03 Toshiba Corp レーザ発振器の光量制御装置
JPH04242724A (ja) 1990-12-25 1992-08-31 Semiconductor Energy Lab Co Ltd 電気光学装置およびその作製方法
EP0535979A2 (en) 1991-10-02 1993-04-07 Sharp Kabushiki Kaisha A thin film transistor and a method for producing the same
JPH05129608A (ja) 1991-10-31 1993-05-25 Sharp Corp 半導体装置
JPH05275346A (ja) 1992-03-27 1993-10-22 Canon Inc 非晶質シリコン膜の製造方法、非晶質窒化シリコン膜の製造方法、微結晶シリコン膜の製造方法、及び非単結晶半導体装置
JPH0677483A (ja) 1992-04-27 1994-03-18 Nec Corp 薄膜トランジスタ及びその製造方法
JPH0745833A (ja) 1993-07-26 1995-02-14 Nec Corp 電界効果薄膜型トランジスタ素子の製造方法
JPH07131030A (ja) 1993-11-05 1995-05-19 Sony Corp 表示用薄膜半導体装置及びその製造方法
JPH07162003A (ja) 1993-12-08 1995-06-23 Canon Inc 薄膜トランジスタの製造方法
JPH07211708A (ja) 1994-01-18 1995-08-11 Toshiba Corp 半導体装置の製造方法
US5453858A (en) 1990-12-25 1995-09-26 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device constructed with thin film transistors
US5514879A (en) 1990-11-20 1996-05-07 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US5582880A (en) 1992-03-27 1996-12-10 Canon Kabushiki Kaisha Method of manufacturing non-single crystal film and non-single crystal semiconductor device
US5591987A (en) 1980-03-03 1997-01-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor MIS field effect transistor with semi-amorphous semiconductor material
US5614732A (en) 1990-11-20 1997-03-25 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US5648293A (en) 1993-07-22 1997-07-15 Nec Corporation Method of growing an amorphous silicon film
JPH09232235A (ja) 1995-02-24 1997-09-05 Mitsui Toatsu Chem Inc 光電変換素子
US5677236A (en) 1995-02-24 1997-10-14 Mitsui Toatsu Chemicals, Inc. Process for forming a thin microcrystalline silicon semiconductor film
JP2000174310A (ja) 1998-12-09 2000-06-23 Kanegafuchi Chem Ind Co Ltd シリコン系薄膜光電変換装置の製造方法
JP2000269201A (ja) 1999-03-15 2000-09-29 Toshiba Corp プラズマ処理方法及びプラズマ処理装置
JP2000277439A (ja) 1999-03-25 2000-10-06 Kanegafuchi Chem Ind Co Ltd 結晶質シリコン系薄膜のプラズマｃｖｄ方法およびシリコン系薄膜光電変換装置の製造方法
JP2001053283A (ja) 1999-08-12 2001-02-23 Semiconductor Energy Lab Co Ltd 半導体装置及びその作製方法
US6265288B1 (en) 1998-10-12 2001-07-24 Kaneka Corporation Method of manufacturing silicon-based thin-film photoelectric conversion device
US6271055B1 (en) 1997-03-10 2001-08-07 Canon Kabushiki Kaisha Process for manufacturing semiconductor element using non-monocrystalline semiconductor layers of first and second conductivity types and amorphous and microcrystalline I-type semiconductor layers
US6344420B1 (en) 1999-03-15 2002-02-05 Kabushiki Kaisha Toshiba Plasma processing method and plasma processing apparatus
JP2002206168A (ja) 2000-10-24 2002-07-26 Canon Inc シリコン系薄膜の形成方法、シリコン系半導体層の形成方法及び光起電力素子
JP2002246605A (ja) 2001-02-20 2002-08-30 Matsushita Electric Ind Co Ltd 液晶表示用薄膜トランジスタの製造方法
JP2002280309A (ja) 2001-03-19 2002-09-27 Toshiba Corp 薄膜形成方法
JP2003037278A (ja) 2001-07-19 2003-02-07 Sanyo Electric Co Ltd 光起電力素子の製造方法及び光起電力素子
JP2004200345A (ja) 2002-12-18 2004-07-15 Hitachi Kokusai Electric Inc プラズマ処理装置
JP2005049832A (ja) 2003-07-14 2005-02-24 Semiconductor Energy Lab Co Ltd 液晶表示装置
JP2005167264A (ja) 1997-03-10 2005-06-23 Canon Inc 堆積膜形成方法、半導体素子の製造方法、及び光電変換素子の製造方法
JP2005191546A (ja) 2003-12-02 2005-07-14 Semiconductor Energy Lab Co Ltd レーザ照射装置、レーザ照射方法及び半導体装置の作製方法
US7098479B1 (en) 1990-12-25 2006-08-29 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
JP2006237490A (ja) 2005-02-28 2006-09-07 Sanyo Electric Co Ltd プラズマ処理装置
US7115902B1 (en) 1990-11-20 2006-10-03 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
US20090002591A1 (en) 2007-06-29 2009-01-01 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US20090047759A1 (en) 2007-08-17 2009-02-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20090072237A1 (en) 2007-09-14 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film transistor and display device including the thin film transistor
JP2009076753A (ja) 2007-09-21 2009-04-09 Semiconductor Energy Lab Co Ltd 薄膜トランジスタ及び薄膜トランジスタを有する表示装置の作製方法
US7551655B2 (en) 2003-12-02 2009-06-23 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus, laser irradiation method and method for manufacturing semiconductor device
US7576360B2 (en) 1990-12-25 2009-08-18 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device which comprises thin film transistors and method for manufacturing the same
US20100216285A1 (en) 2009-01-13 2010-08-26 Semiconductor Energy Laboratory Co., Ltd. Method for Manufacturing Crystalline Semiconductor Film and Method for Manufacturing Thin Film Transistor
US7833845B2 (en) 2007-08-17 2010-11-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20110020989A1 (en) 2009-07-23 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing thin film transistor
US20110039402A1 (en) 2009-08-07 2011-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and thin film transistor
US20110053358A1 (en) * 2009-08-25 2011-03-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
WO2011142443A1 (en) 2010-05-14 2011-11-17 Semiconductor Energy Laboratory Co., Ltd. Microcrystalline silicon film, manufacturing method thereof, semiconductor device, and manufacturing method thereof
US20110278582A1 (en) 2010-05-14 2011-11-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120021570A1 (en) 2010-07-26 2012-01-26 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120052637A1 (en) 2010-08-25 2012-03-01 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120100675A1 (en) 2010-10-20 2012-04-26 Sharp Kabushiki Kaisha Manufacturing method of microcrystalline silicon film and manufacturing method of semiconductor device
US20120115285A1 (en) 2010-11-04 2012-05-10 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0897427A (ja) * 1994-07-27 1996-04-12 Sharp Corp 薄膜半導体素子および薄膜トランジスタ並びにその製造方法
JPH08148690A (ja) * 1994-11-25 1996-06-07 Sharp Corp 薄膜トランジスタおよび半導体膜の製造方法
JPH1055963A (ja) * 1996-08-08 1998-02-24 Toshiba Corp 非単結晶半導体薄膜の形成方法および形成装置
EP1445802A1 (en) * 2003-02-06 2004-08-11 Centre National De La Recherche Scientifique (Cnrs) Transistor for active matrix display, a display unit comprising the said transistor and a method for producing said transistor
CN100474084C (zh) * 2003-07-14 2009-04-01 株式会社半导体能源研究所 液晶显示器件
JP2007049171A (ja) * 2006-08-30 2007-02-22 Chi Mei Electronics Corp 微結晶薄膜トランジスタを用いた画像表示装置
US7611930B2 (en) * 2007-08-17 2009-11-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing display device
JP2009094198A (ja) * 2007-10-05 2009-04-30 Kaneka Corp ハイブリッド薄膜太陽電池の製造方法
JP2009130229A (ja) * 2007-11-27 2009-06-11 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP5595004B2 (ja) * 2008-10-21 2014-09-24 株式会社半導体エネルギー研究所 表示装置

Patent Citations (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4409134A (en) 1980-03-03 1983-10-11 Shunpei Yamazaki Photoelectric conversion semiconductor and manufacturing method thereof
US5591987A (en) 1980-03-03 1997-01-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor MIS field effect transistor with semi-amorphous semiconductor material
JPH03201492A (ja) 1989-12-28 1991-09-03 Toshiba Corp レーザ発振器の光量制御装置
US6281520B1 (en) 1990-11-20 2001-08-28 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US7067844B2 (en) 1990-11-20 2006-06-27 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device
US6306213B1 (en) 1990-11-20 2001-10-23 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
US6737676B2 (en) 1990-11-20 2004-05-18 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistor and method of manufacturing the same
US6252249B1 (en) 1990-11-20 2001-06-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having crystalline silicon clusters
US7115902B1 (en) 1990-11-20 2006-10-03 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
US6011277A (en) 1990-11-20 2000-01-04 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US5859445A (en) 1990-11-20 1999-01-12 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device including thin film transistors having spoiling impurities added thereto
US5614732A (en) 1990-11-20 1997-03-25 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US5514879A (en) 1990-11-20 1996-05-07 Semiconductor Energy Laboratory Co., Ltd. Gate insulated field effect transistors and method of manufacturing the same
US5701167A (en) 1990-12-25 1997-12-23 Semiconductor Energy Laboratory Co., Ltd. LCD having a peripheral circuit with TFTs having the same structure as TFTs in the display region
JPH04242724A (ja) 1990-12-25 1992-08-31 Semiconductor Energy Lab Co Ltd 電気光学装置およびその作製方法
US5453858A (en) 1990-12-25 1995-09-26 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device constructed with thin film transistors
US7576360B2 (en) 1990-12-25 2009-08-18 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device which comprises thin film transistors and method for manufacturing the same
US5849601A (en) 1990-12-25 1998-12-15 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
US7098479B1 (en) 1990-12-25 2006-08-29 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
US6023075A (en) 1990-12-25 2000-02-08 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and method for manufacturing the same
EP0535979A2 (en) 1991-10-02 1993-04-07 Sharp Kabushiki Kaisha A thin film transistor and a method for producing the same
JPH05129608A (ja) 1991-10-31 1993-05-25 Sharp Corp 半導体装置
JP3201492B2 (ja) 1992-03-27 2001-08-20 キヤノン株式会社 非晶質シリコン膜の製造方法、非晶質窒化シリコン膜の製造方法、微結晶シリコン膜の製造方法、及び非単結晶半導体装置
US5582880A (en) 1992-03-27 1996-12-10 Canon Kabushiki Kaisha Method of manufacturing non-single crystal film and non-single crystal semiconductor device
JPH05275346A (ja) 1992-03-27 1993-10-22 Canon Inc 非晶質シリコン膜の製造方法、非晶質窒化シリコン膜の製造方法、微結晶シリコン膜の製造方法、及び非単結晶半導体装置
JPH0677483A (ja) 1992-04-27 1994-03-18 Nec Corp 薄膜トランジスタ及びその製造方法
US5648293A (en) 1993-07-22 1997-07-15 Nec Corporation Method of growing an amorphous silicon film
JPH0745833A (ja) 1993-07-26 1995-02-14 Nec Corp 電界効果薄膜型トランジスタ素子の製造方法
US6468839B2 (en) 1993-11-05 2002-10-22 Sony Corporation Thin film semiconductor device for display and method of producing same
US6153893A (en) 1993-11-05 2000-11-28 Sony Corporation Thin film semiconductor device for display
JPH07131030A (ja) 1993-11-05 1995-05-19 Sony Corp 表示用薄膜半導体装置及びその製造方法
JPH07162003A (ja) 1993-12-08 1995-06-23 Canon Inc 薄膜トランジスタの製造方法
JPH07211708A (ja) 1994-01-18 1995-08-11 Toshiba Corp 半導体装置の製造方法
US5571578A (en) 1994-01-18 1996-11-05 Kabushiki Kaisha Tohsiba Method for forming silicon oxide on a semiconductor
US5677236A (en) 1995-02-24 1997-10-14 Mitsui Toatsu Chemicals, Inc. Process for forming a thin microcrystalline silicon semiconductor film
JPH09232235A (ja) 1995-02-24 1997-09-05 Mitsui Toatsu Chem Inc 光電変換素子
US6271055B1 (en) 1997-03-10 2001-08-07 Canon Kabushiki Kaisha Process for manufacturing semiconductor element using non-monocrystalline semiconductor layers of first and second conductivity types and amorphous and microcrystalline I-type semiconductor layers
JP2005167264A (ja) 1997-03-10 2005-06-23 Canon Inc 堆積膜形成方法、半導体素子の製造方法、及び光電変換素子の製造方法
US6265288B1 (en) 1998-10-12 2001-07-24 Kaneka Corporation Method of manufacturing silicon-based thin-film photoelectric conversion device
JP2000174310A (ja) 1998-12-09 2000-06-23 Kanegafuchi Chem Ind Co Ltd シリコン系薄膜光電変換装置の製造方法
US6344420B1 (en) 1999-03-15 2002-02-05 Kabushiki Kaisha Toshiba Plasma processing method and plasma processing apparatus
JP2000269201A (ja) 1999-03-15 2000-09-29 Toshiba Corp プラズマ処理方法及びプラズマ処理装置
JP2000277439A (ja) 1999-03-25 2000-10-06 Kanegafuchi Chem Ind Co Ltd 結晶質シリコン系薄膜のプラズマｃｖｄ方法およびシリコン系薄膜光電変換装置の製造方法
US20090061574A1 (en) 1999-08-12 2009-03-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Method of Manufacturing The Semiconductor Device
US20090033818A1 (en) 1999-08-12 2009-02-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Method of Manufacturing the Semiconductor Device
JP2001053283A (ja) 1999-08-12 2001-02-23 Semiconductor Energy Lab Co Ltd 半導体装置及びその作製方法
US20090057683A1 (en) 1999-08-12 2009-03-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor Device and Method of Manufacturing The Semiconductor Device
US6855621B2 (en) 2000-10-24 2005-02-15 Canon Kabushiki Kaisha Method of forming silicon-based thin film, method of forming silicon-based semiconductor layer, and photovoltaic element
JP2002206168A (ja) 2000-10-24 2002-07-26 Canon Inc シリコン系薄膜の形成方法、シリコン系半導体層の形成方法及び光起電力素子
JP2002246605A (ja) 2001-02-20 2002-08-30 Matsushita Electric Ind Co Ltd 液晶表示用薄膜トランジスタの製造方法
JP2002280309A (ja) 2001-03-19 2002-09-27 Toshiba Corp 薄膜形成方法
JP2003037278A (ja) 2001-07-19 2003-02-07 Sanyo Electric Co Ltd 光起電力素子の製造方法及び光起電力素子
JP2004200345A (ja) 2002-12-18 2004-07-15 Hitachi Kokusai Electric Inc プラズマ処理装置
JP2005049832A (ja) 2003-07-14 2005-02-24 Semiconductor Energy Lab Co Ltd 液晶表示装置
JP2005191546A (ja) 2003-12-02 2005-07-14 Semiconductor Energy Lab Co Ltd レーザ照射装置、レーザ照射方法及び半導体装置の作製方法
US7551655B2 (en) 2003-12-02 2009-06-23 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus, laser irradiation method and method for manufacturing semiconductor device
JP2006237490A (ja) 2005-02-28 2006-09-07 Sanyo Electric Co Ltd プラズマ処理装置
US20090002591A1 (en) 2007-06-29 2009-01-01 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
JP2009044134A (ja) 2007-06-29 2009-02-26 Semiconductor Energy Lab Co Ltd 液晶表示装置
US20090047759A1 (en) 2007-08-17 2009-02-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7833845B2 (en) 2007-08-17 2010-11-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20110059562A1 (en) 2007-08-17 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2009088501A (ja) 2007-09-14 2009-04-23 Semiconductor Energy Lab Co Ltd 薄膜トランジスタ及び薄膜トランジスタを有する表示装置の作製方法
US20090072237A1 (en) 2007-09-14 2009-03-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film transistor and display device including the thin film transistor
JP2009076753A (ja) 2007-09-21 2009-04-09 Semiconductor Energy Lab Co Ltd 薄膜トランジスタ及び薄膜トランジスタを有する表示装置の作製方法
US20100216285A1 (en) 2009-01-13 2010-08-26 Semiconductor Energy Laboratory Co., Ltd. Method for Manufacturing Crystalline Semiconductor Film and Method for Manufacturing Thin Film Transistor
US20110020989A1 (en) 2009-07-23 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing thin film transistor
US20110039402A1 (en) 2009-08-07 2011-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and thin film transistor
US20110053358A1 (en) * 2009-08-25 2011-03-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
WO2011142443A1 (en) 2010-05-14 2011-11-17 Semiconductor Energy Laboratory Co., Ltd. Microcrystalline silicon film, manufacturing method thereof, semiconductor device, and manufacturing method thereof
US20110278582A1 (en) 2010-05-14 2011-11-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120021570A1 (en) 2010-07-26 2012-01-26 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120052637A1 (en) 2010-08-25 2012-03-01 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US20120100675A1 (en) 2010-10-20 2012-04-26 Sharp Kabushiki Kaisha Manufacturing method of microcrystalline silicon film and manufacturing method of semiconductor device
US20120115285A1 (en) 2010-11-04 2012-05-10 Semiconductor Energy Laboratory Co., Ltd. Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device

Non-Patent Citations (11)

* Cited by examiner, † Cited by third party
Title
Arai.T et al., "41.2: Micro Silicon Technology for Active Matrix OLED Display,", SID Digest '07 : SID International Symposium Digest of Technical Papers, 2007, vol. 38, pp. 1370-1373.
Esmaeili-Rad.M et al., "Absence of Defect State Creation in Nanocrystalline Silicon Thin-Film Transistors Deduced From Constant Stress Measurements,", Appl. Phys. Lett. (Applied Physics Letters) , Sep. 12, 2007, vol. 91, No. 11, pp. 113511-1-113511-3
Esmaeili-Rad.M et al., "High Stability, Low Leakage Nanocrystalline Silicon Bottom Gate Thin Film Transistors for AMOLED Displays,", IEDM 06: Technical Digest of International Electron Devices Meeting, 2006, pp. 303-306.
Lee.C et al., "Directly Deposited Nanocrystalline Silicon Thin-Film Transistors With Ultra High Mobilities,", Appl. Phys. Lett. (Applied Phyics Letters) , Dec. 18, 2006, vol. 89, No. 25, pp. 252101-1-252101-3.
Lee.C et al., "High-Mobility Nanocrystalline Silicon Thin-Film Transistors Fabricated by Plasma-Enhanced Chemical Vapor Deposition,", Appl. Phys. Lett. (Applied Physics Letters) , May 24, 2005, vol. 86, pp. 222106-1-222106-3.
Lee.C et al., "High-Mobility N-Channel and P-Channel Nanocrystalline Silicon Thin-Film Transistors,", IEDM 05: Technical Digest of International Electron Devices Meeting, 2005, pp. 937-940.
Lee.C et al., "How to Achieve High Mobility Thin Film Transistors by Direct Deposition of Silicon Using 13.56 MHz RF PECVD?,", IEDM 06: Technical Digest of International Electron Devices Meeting, Dec. 11, 2006, pp. 295-298.
Lee.C et al., "Postdeposition Thermal Annealing and Material Stability of 75° C. Hydrogenated Nanocrystalline Silicon Plasma-Enhanced Chemical Vapor Deposition Films ,", J. Appl. Phys. (Journal of Applied Physics) , Aug. 4, 2005, vol. 98, No. 3, pp. 034305-1034305-7.
Lee.C et al., "Stability of NC-Si:H TFTs With Silicon Nitride Gate Dielectric,", IEEE Transactions on Electron Devices, 2007, vol. 54, No. 1, pp. 45-51.
Lee.H et al., "Leakage Current Mechanisms in Top-Gate Nanocrystalline Silicon Thin-Film Transistors,", Appl. Phys. Lett. (Applied Physics Letters) , Feb. 28, 2008, vol. 92, pp. 083509-1-083509-3.
Sazonov.A et al., "Low-Temperature Materials and Thin Film Transistors for Flexible Electronics,", Proceedings of the IEEE, Aug. 1, 2005, vol. 93, No. 8, pp. 1420-1428.

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150108481A1 (en) * 2013-10-18 2015-04-23 Samsung Display Co., Ltd. Thin film transistor, display panel having the same and method of manufacturing the same
US9356153B2 (en) * 2013-10-18 2016-05-31 Samsung Display Co., Ltd. Thin film transistor, display panel having the same and method of manufacturing the same
US12040184B2 (en) 2017-10-30 2024-07-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures

Also Published As

Publication number Publication date
TWI514473B (zh) 2015-12-21
JP5808589B2 (ja) 2015-11-10
KR101840183B1 (ko) 2018-03-20
JP2012033902A (ja) 2012-02-16
US20110318888A1 (en) 2011-12-29
TW201218272A (en) 2012-05-01
KR20120001640A (ko) 2012-01-04
CN102312220A (zh) 2012-01-11
CN102312220B (zh) 2015-07-08

Similar Documents

Publication Publication Date Title
US8778745B2 (en) Method for manufacturing semiconductor device
US8916425B2 (en) Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US8829522B2 (en) Thin film transistor
US8410486B2 (en) Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
US8859404B2 (en) Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
JP5700785B2 (ja) トランジスタ
US8450158B2 (en) Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
US9048327B2 (en) Microcrystalline semiconductor film, method for manufacturing the same, and method for manufacturing semiconductor device
US8476744B2 (en) Thin film transistor with channel including microcrystalline and amorphous semiconductor regions
US8383434B2 (en) Thin film transistor and manufacturing method thereof
US8343858B2 (en) Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
US9443989B2 (en) Manufacturing method of semiconductor film, manufacturing method of semiconductor device, and manufacturing method of photoelectric conversion device
US9159841B2 (en) Method for manufacturing semiconductor device
US8519394B2 (en) Semiconductor device
US8735897B2 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOMATSU, RYU;JINBO, YASUHIRO;MIYAIRI, HIDEKAZU;REEL/FRAME:026440/0235

Effective date: 20110602

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20220715