TW535462B - Electric circuit device and method for making the same - Google Patents

Electric circuit device and method for making the same Download PDF

Info

Publication number
TW535462B
TW535462B TW090100830A TW90100830A TW535462B TW 535462 B TW535462 B TW 535462B TW 090100830 A TW090100830 A TW 090100830A TW 90100830 A TW90100830 A TW 90100830A TW 535462 B TW535462 B TW 535462B
Authority
TW
Taiwan
Prior art keywords
circuit
aforementioned
conductive
manufacturing
scope
Prior art date
Application number
TW090100830A
Other languages
English (en)
Inventor
Noriaki Sakamoto
Yoshiyuki Kobayashi
Junji Sakamoto
Shigeaki Mashimo
Katsumi Okawa
Original Assignee
Sanyo Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2000022646A external-priority patent/JP3574025B2/ja
Priority claimed from JP2000024047A external-priority patent/JP3574026B2/ja
Priority claimed from JP2000032417A external-priority patent/JP3691328B2/ja
Priority claimed from JP2000032454A external-priority patent/JP2001223318A/ja
Application filed by Sanyo Electric Co filed Critical Sanyo Electric Co
Application granted granted Critical
Publication of TW535462B publication Critical patent/TW535462B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching
    • H01L21/4832Etching a temporary substrate after encapsulation process to form leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/165Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • H05K1/187Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding the patterned circuits being prefabricated circuits, which are not yet attached to a permanent insulating substrate, e.g. on a temporary carrier
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/188Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48639Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48739Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01059Praseodymium [Pr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01083Bismuth [Bi]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/1016Shape being a cuboid
    • H01L2924/10161Shape being a cuboid with a rectangular active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19106Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H05K3/202Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using self-supporting metal foil pattern

Description

535462
[發明領域] 五、發明說明(1 ) 本發明為關於電路裝置以及其製诰太i ^ ^ a 久兴表k方法,尤其關於不 (請先閱讀背面之注意事項再填寫本頁) 需要支撐基板之薄型之電路裝置以及其製造方法。 [以往技術] 以往’設置於電子機器之雷路裝著去 路哀置,為了用於攜帶電 話、攜帶型電腦,而有小型化、薄型化、輕巧化之要求。 例如,以作為電路裝置之半導體裝置為例說明時作 為-般之半導體裝置,有以往常見之以移轉模塑(transfer mold)方法密封之封裝型半導體裝置❶此種半導體裝置j 係如第24圖所示,安裝於印刷基板Ps。 再者’此種封裝型半導體i,係半導體晶片2之周圍 由樹脂層3被覆,然後從該樹脂層3之側部導出外部連接 用之引線端子4。 但是,此種封裝型半導體裝置1,其引線端子4由樹 脂層3向外導出,結果使整體之尺寸增大,因此無法滿足 小型化、薄型化以及輕巧化之要求。 經濟部智慧財產局員工消費合作社印製 由於此,各製造廠競爭開發種種構造,以求達成小型 化、薄型化以及輕巧化,最近已見到稱為CSP(Chip Size Package)之與晶片尺寸相同之晶圓尺寸CSP,或略大於晶 片尺寸之CSP。 第25圖係表示支撐基板採用玻璃環氧樹脂基板5之略 大於晶片尺寸CSP 6。以下由電晶體晶片τ安裝於玻璃環 氧樹脂基板5之情況說明。 在此種玻璃環氧樹脂基板5之表面,分別形成第一電 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 1 312056 祕462 A7 五、發明說明(2 ) 7 姑 、第二電極8以及晶片座(die pad) 9,背面分別形成第 背面電極1 〇以及第二背面電極11。並且經過穿孔TH, 使則述第一電極7與第一背面電極1〇作電氣連接,第二電 極8與第二背面電極11作電氣連接。再者,在晶片座9 上固疋韵述裸電晶體晶片Τ’電晶體之射極電極與第一電 極7透過金屬細線12連接,電晶體之基極電極與第二電極 8透過金屬細線12連接。再者,以覆蓋電晶體晶片τ之方 式在破璃環氧樹脂基板5上設置樹脂層13。 前述CSP 6雖採用玻璃環氧樹脂基板5,但不同於晶 圓尺寸CSP,由晶片Τ至外部連接用之背面電極1〇、u 之延伸構造非常簡單,而具有製造成本低之優點。 再者,前述CSP 6係如第24圖所示,安裝於印刷電 路基板PS。在印刷電路基板PS上,設有構成電氣迴路之 電極、配線,且以電氣連接的方式固定有前述CSP 6、封 裝型半導體裝置1、晶片電阻Cr或晶片電容器CC等。 然後,將此印刷電路基板所構成之電路安裝於各種裝 置中。 其次,參照第26圖以及第27圖說明該CSP之製造方 法。並且,參照第27圖中以中央之玻璃環氧樹脂/撓性基 板為標題之流程圖。 首先,準備作為基材(支撐基板)之玻璃環氧樹脂基板 5 ’對於其兩面使用絕緣接合劑壓接銅箔2〇、2 i (以上參照 第26A圖)。 續之,分別在對應於第一電極7、第二電極8、晶片座 C請先閱讀背面之注意事項再填寫本頁) tx——Μ-----線 1 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) 2 312056 經濟部智慧財產局員工消費合作社印製 535462 A7 B7 五、發明說明(3 ) 9、第一背面電極10以及第二背面電極11之銅箔20、21 上被覆耐蝕刻性之阻止膜(resist) 22,由此使銅箔20、21 圖型化(patterning)。並且,圖型化可以對於表面與背面分 別施行(以上參照第26B圖)。 續之,使用鑽床或雷射在玻璃環氧樹脂基板上形成作 為穿孔TH之孔,並在該孔施行電鍍,由此形成穿孔TH。 透過TH使第一電極7與第一背面電極1〇,第二電極8與 第二背面電極11作電氣連接(以上參照第26圖)。 再者,圖中雖未表示,但在成為焊接柱(bonding post) 之第一電極7、第二電極8上鍍鎳或鍍金,同時在成為晶 片焊接柱之晶片座9上鍍鋼,以進行接合電晶體晶片τ之 晶片接合(die bonding)作業。 最後,分別以金屬細線12連接電晶體晶片T之射極 電極與第一電極7,電晶體晶片τ之基極電極與第二電極8 後,以樹脂層13加以被覆(以上參照第26D圖)。 然後,依需要進行切割作業(dicing)使其分離成為個別 之電氣元件。在第26圖中,玻璃環氧樹脂基板5上僅設置 1個電晶體晶片T,實際上有複數個電晶體晶片τ以矩陣 狀設置。因此,最後以切割裝置使之各自分離。 經過以上所述之製造方法,完成採用支撐基板5之 CSP型之電氣元件。此種製造方法在採用撓性板(flexible sheet)作為支撐基板時亦相同。 另一方面’採用陶瓷基板之製造方法表示於第27圖之 左側流程圖。首先準備作為支持基板之陶瓷基板後,形穿 (請先閱讀背面之注意事項再填寫本頁) _裝--------訂---------線_ 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公餐) 3 312056 535462
五、發明說明(4 ) (請先閱讀背面之注意事項再填寫本頁) 孔’然後’使用導電糊漿(paste),印刷表面與背之電極, 施行燒結。然後,一直到前述製造方法之樹脂層之被覆前 與第26圖之製造方法相同,但由於陶瓷基板相當易脆,不 同於撓性板或玻璃環氧樹脂基板,略為不小心即可能破 損’因此具有無法使用金屬模具施行模塑之問題。由於此, 先由密封樹脂施行灌注(potting),硬化後,經過研磨使密 封樹脂面平滑化,最後使用切割裝置使之成為個別分離之 狀態。 在第25圖中,電晶體晶片T、連接構件7至12以及 樹脂層13在與外部之電氣連接以及電晶體之保護上為重 要之構成要件,但僅依賴此等構成要件,難以提供小型化、 薄型化、輕巧化之電路裝置。 首先’成為支撐基板之玻璃環氧樹脂基板5係如前所 述’為本來即不必要的東西。但是在以往之製造方法上, 由於需要貼合電極,用作支撐基板,結果根本無法省略此 種玻璃環氧樹脂基板5。 經濟部智慧財產局員工消費合作社印製 因此,採用此種玻璃環氧樹脂基板5將使成本上昇, 而且由於玻璃環氧樹脂基板5之厚度,使電路裝置之厚度 增加’而使小型化、薄型化、輕巧化受到限制。 再者,就玻璃環氧樹脂基板或陶瓷基板而言,連接兩 面之電極之穿孔形成步驟為不可或缺之步驟,因而有製程 變長之問題。 弟28圖係表示形成於玻璃環氧樹脂基板、陶兗基板或 金屬基板之圖型化之圖。此種圖型通常形成有1C電路,以 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 4 312056 535462 A7 經 濟 部 智 慧 財 產 局 消 費 合 作 社 印 製 五、發明說明(5 ) 安袭電晶體晶片21、1C晶片22、晶片電容器23及/或晶 片電阻24 〇在此種電晶體晶片21或1C晶片22之周圍’ 开/成與配線25連成一體之焊墊(bonding pag) 26,經過金 屬細線28使晶片2卜22與焊墊26形成電氣連接。再者, 配線29形成為與外部引線墊(lead pad) 30連成一體。此等 配線25、29,係在基板中以彎曲延伸,並依需要在IC晶 片中以細線狀形成〇因此,此種細小之配線與基板之接觸 面積相當小,容易引起配線剝離或翹起等問題。再者,焊 墊1 26分為電力用之焊墊與小信號用之焊墊,尤其小信號用 之蟬塾的接合面積小,容易形成薄膜剝離之原因。 再者’外部引線雖固定在外部引線墊上,但外力施加 在外部引線上時,亦有外部引線墊剝離之問題。 [發明之概要] 本發明係有鏗於前述之問題而研發者,其目的在於提 供一種容易製造而且高精確度高可靠性之半導體電路裝置 及其製造方法。 本發明之電路裝置包括:複數個導電路;連接於前述 導電路之電路元件;由被覆前述電路元件以及前逑導電路 而體地支撐前述電路元件與前述導電路之絕緣樹脂所構 成之包封體;以及露出於前述包封體之一全面之外部連 用引線端子。 最理想之狀況為,前述導電路由金屬之壓延體所構 成 再者,在本發明,由於用以形成導電路圖型之導電拓 312056 本紙張尺度適票準(CNS)A4規格_ (21〇 χ 297 — (請先閱讀背面之注意事項再填寫本頁) 62 五、發明說明(6 ) 係以1片板狀體作為原始的从 的材料,經過沖床加工或半蝕刻 加工形成分離槽以形成導電 ^ ^ ^ ^电路,因此可以形成片(sheet)電 阻小而且緻密之表面之平$布a 度尚之導電路。因此,焊接精 碟度高,即使在於高積體脊 ^ 化電路裝置之安裝中,仍可以達 成南精確度以及高可靠度。 再者,尤其在使用金屬之厭 ’之壓延體時,粒界為隨機配置, 片電阻小,可以形成緻穷; 益而且表面之平坦度從微觀的角度 看相當高之導電路。 在此導電路為電鍍獏時’在形成能夠作為導電路之 充^膜厚的情況下,膜厚之不均句性變大,結果無法充分 獲得表面之平坦性。例如欲形成2〇至1〇〇微米⑺幻程 度之電鍍膜時,膜厚之不均勻性變大而使焊接強度大幅度 降低。相對於此,本發明之蝕刻銅等壓延金屬以形成導電 路,可以獲得非常平坦而且焊接強度以及焊接精讀度甚高 之電路裝置。 但是,以電鍍膜作為導電路時,使電鍍成長面成為鏡 面’並去除支撐體,將成長面側用作焊接面時,可以略為 改善平坦性。但是,與使用鋼等金屬之壓延體之情況相較, 其精確度仍相當低。 再者,在以下之各點具有其優點。藉由薄型封裝特有 的翹曲性,可以財受所發生之應力。再者,亦可以防止由 於擴散等所產生之電路連接部之污染。再者,因為剛性提 高,所以具有提昇作業性之優點。 例如,4述導電路由以鐵-錄為主成分之壓延體形成 (請先閱讀背面之注意事項再填寫本頁) -裳--------訂---------線| 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 6 312056 535462 A7 B7 五、發明說明(7 ) 時’可以具有防止熱膨脹係數之不匹配(mismatch)之效 果。其原因亦即為矽晶片與鐵_鎳之熱膨脹係數之值非常接 近所致。因此,晶片尺寸大之情況下仍可以防止翹曲之發 生。 再者’亦可以由以鋁為主成分之壓延體構成前述導電 路’由此可以達成較銅、鐵-鎳更為輕巧化之效果。使用鋁 線或金線之情況下,具有無需電鍍膜即可進行焊接之效 再者’前述導電路由於表面成為平坦之狀態使粒界隨 機配置,由此具有可提高耐彎曲性、剛性,防止導電路劣 化之效果。 再者,藉由在前述導電路之電路元件搭載面上形成以 不同於導電路之金屬材料製成之導電被臈,即可防止應力 所引起之導電路之翹曲、斷線,而且可提昇晶片焊接部與 元件之間之電氣連接部之可靠度。 再者’前述導電被膜由鍍鎳構成時,可進行鋁的絲焊 (wire bonding),而且可形成具有強度之凸簷。 經濟部智慧財產局員工消費合作社印製 再者,例如第1,由於包括:電氣分離的複數個導電 路;固定在所求之該導電路上之複數個電路元件;以及被 覆前述電路元件且一體地支撐前述導電路之絕緣性樹脂, 並且在前述複數導電路内至少丨個係設成前述複數個電路 元件構成電路所需之配線,並使其側面彎曲而使其與前迷 絕緣性樹知嵌合,藉此使構成元件成為最小限度而且成為 配線不易從前述絕緣性樹脂脫出之構造,結果可以解決、 312056 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公餐) 535462 A7 B7 五、發明說明(8 ) 往之問題。 第2,由於包括:以分離槽電氣分離之複數個導電路; 固疋在所希望的導電路上之複數個電路元件;以及被覆前 述電路元件且填充於前述導電路間之分離槽内以一體支撐 月ίι述導電路之絕緣性樹脂,並且在前述複數個導電路之内 至少1個係設成前述電路元件構成電路所需之配線,使其 侧面彎曲而使之與前述絕緣性樹脂嵌合,並由填充於分離 槽内之絕緣性樹脂一體支撐複數個導電路,尤其可以防止 配線之拔脫,結果可以解決以往之問題。 第3’由於包括:以分離槽電路分離之複數個導電路; 固定在所希望的導電路上之複數個電路元件;以及被覆該 電路元件且填充於前述導電路間之前述分離槽内並露出於 前述導電路之背面以-體支撐前述導電路之絕緣性樹脂, 並且前述複數個導電路中至少1個係設成前述複數之電路 元件構^路所需之配線,使其側面弯曲面使之與前述絕 緣性树脂嵌合,使導電路之背面 3 167 了以用作外部連接用電 極,因此不需要穿孔,並且可以 j M防止作為導電路之一種之 經濟部智慧財產局員工消費合作社印製 (請先閱讀背面之注音?事項再填寫本頁}
配線之拔脫,結果可以解決以往之問題。 I 第4,提供一種電路裝置之製造方法,包括: 準備導電箱,並至少在成為導電路 導電镇上,形成比前述導電箱之厚度淺之分^外之^ 側面彎曲之導電路之步驟; ^而开7成 使複數個電路元件固定在 驟; Η之刖4導電路上之步 本紙張尺度咖Τ關家標準(CNS)A4驗 312056 A7
經濟部智慧財產局員工消費合作社印製 535462 五、發明說明(9 ) 以被覆前述電路元件前充填於前述分離梯 、 AA. 曰4方式以银 緣性樹脂進行模塑,而使前述導電路與前述絕緣性、 合之步驟;以及 脂歲
將沒有設置前述分離槽之厚度部分的前述導電箔除 去,以形成至少由前述複數個導電路與前述複數個2 一 件構成之電路之步驟, A 並且形成導電路之導電箔成為開始之材料,一直到絕 緣性樹脂模塑以前導電箔發揮支撐功能,模塑後由絕緣性 樹脂發揮支撐功能,由此不需要支撐基板,結果可以解決 以往之問題。 、 第5,提供一種電路裝置之製造方法,包括: 準備導電箔,並至少在成為導電路之區域以外之前述 導電落上,形成比較前述導電箔之厚度淺之分離槽,而形 成側面彎曲之導電路之步驟; 使複數個電路元件固定於所希望之前述導電路上之步 驟; 形成用以電氣連接前述電路元件之電極與所希望之前 述導電路之連接裝置之步驟; 以被覆前述電路元件,並充填於前述分離槽之方式以 絕緣性樹脂進行模塑,而使前述導電路與前述絕緣性樹脂 欲合之步驟;以及 從背面將沒有設置前述分離槽之厚度部分之導電箔同 等地去除,使前述導電路之背面與前述分離槽間之前述絕 緣性樹脂成為實質上之平坦面,以形成至少由前述複數個 C請先閱讀背面之注意事項再填寫本頁)
▼裝--------tl.---------線 I 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 9 312056 535462 A7 五、發明說明(1G ) 導電路與前述複數個雷敗^ 因笔路疋件所構成之電路之步驟, 由此可以大量峰吝θ 座具有抑制拔脫之細小配線之電路壯 置,結果可以解決以往之問題。 再者,在本發明,作為形成導電路圖型所需之導電 板以1個板狀體作為開始材料,以及將此材料經過沖壓加 工或半餘刻加J1形成分離槽由此形成導電路圖型,因此可 3 :吏:J 成开’成為緻密而且表面之平坦度高之導電 路。因此,接合精確度高,即使在於安裝高積體化電電 仍可以達成高精確度及高可靠度。 再者尤其在使用金屬之壓延體,成為晶界配置為隨 意狀時,由此可以形成為片電阻小,緻密而且表面之平坦 度由微視看甚简之導電路。 在此,電鍍臈時,以作為導電路可以獲得充分之膜厚 之程度形成得較厚之情況下,膜厚之偏差變化大,無法獲 得表面之充分之平坦性0例如欲形成20至30微米程度之 電鍍膜時,膜厚之偏差變化大,接合強度大幅度降低。相 對於此,本發明所示之蝕刻鋼等壓延金屬而形成之情況 下’可以獲得非常平坦之接合強度以及接合精確度甚高之 電路裝置。 [圖式簡單說明] 第 1 圖(A)、(B) 第 2 圖(A)、(B) 圖。 第3圖說明本發明之電路裝置之製造方法之圖 (請先閱讀背面之注意事項再填寫本頁) r--------tr.---------線‘ 經濟部智慧財產局員工消費合作社印製 (C)說明本發明之電路裝置之圖。 (C)、(D)說明本發明之電路裝置^ 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 10 312056 535462 A7 B7 五、發明說明(11 ) 第4圖說明本發明之電路裝置之製造方法之圖。 第5圖(A)、(B)說明本發明之電路装置之製造方法之 (請先閲讀背面之注意事項再填寫本頁) 圖。 第6圖說明本發明之電路裝置之繁造方法之圖。 第7圖說明本發明之電路裝置之製造方法之圖。 第8圖說明本發明之電路裝置之圖。 第9圖說明本發明之電路裝置之製造方法之圖。 第10圖說明本發明之電路裝置之製造方法之圖。 第11圖說明本發明之電路裝置之製造方法之圖。 第12圖說明本發明之電路裝置之製造方法之圖。 弟13圖說明本發明之電路裝置之製造方法之圖。 第14圖說明本發明之電路裝置之製造方法之圖。 第15圖說明本發明之電路裝置之製造方法之圖。 第16圖說明本發明之電路裝置之製造方法之圖。 第17圖說明本發明之電路裝置之製造方法之圖。 第18圖說明本發明之電路裝置之製造方法之圖。 第19圖說明本發明之電路裝置之製造方法之圖。 經濟部智慧財產局員工消費合作社印製 第20圖說明本發明之電路装置之製造方法之圖。 第21圖說明本發明之電路裝置之圖。 第22圖說明本發明之電路裝置之圖。 第23圖(A)、(B)說明本發明之電路裝置之安裝方法之 圖。 第24圖說明以往之電路裝置之安裝構造之圖。 第25圖說明以往之電路裝置之圖。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 11 312056 經濟部智慧財產局員工消費合作社印製 535462 A7 _ B7 五、發明説明(12 ) 第26圖(A) § (D)說明以往之電路裝置之製造方法之 圖。 第27圖說明以往與本發明之電路裝置之製造方法之 圖。 第28圖以往與本發明之電路裝置所用的1C電路之圖 型圖。 第29圖說明半導體製造廠與安裝製造廠之位置關係 之圖。 [符號說明] -----------裝--------tx---------線 (請先閱讀背面之注意事項再填寫本頁) 1 封裝型半導體裝置 2 半導體晶片 3 > 13樹脂層 4 引線端子 5 環氧樹脂基板 7 第一電極 8 第二電極 9 晶片座 10 第一背面電極 11 第二背面電極 12 金屬細線 20 ^ 21銅箔 22 阻止膜 26 焊墊 30 外部引線墊 50 絕緣性樹脂 51 導電路 51A 、51D晶片座 51B 、51C、51E、51F、51G、 51H、 511、51J外部連接用電極 52 電路元件 52A 半導體晶片 52B 、82被動元件 53 - 56、81、83、90電路裝置 54 ' 61分離槽 55A 金屬細線 55B 銲材 55C 導電糊漿 55H 、551電極 57 導電被膜 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 12 312056 535462 A7 B7 經濟部智慧財產局員工消費合作社印製 五、發明說明(13 ) 58 凸簷 59 彎曲構造 59S 直線構造 60 導電箔 70 第二材料 80 面向下型元件 84 安裝基板 91 電路元件 93 斜線 LI、L2 、L3、25、29 配 T 電晶體晶片 TH 穿孔 TR1至TR4電晶體 CSP 晶片尺寸封裝 PR 光阻止膜 PS 晶片基板 cc 晶片電容器 [實施例] 1 1實施例(說明電路裝置) 首先參照第1圖說明本發明之電路裝置之構造。 第1圖中顯示,具備埋入絕緣性樹脂50之導電路51, 在前述導電路51上固定電路元件52,由前述絕緣性樹脂 50支撐導電路51所形成之電路裝置53。而且導電路51 之側面具有彎曲構造59。 本構造係由電路元件52A、52B,複數個導電路51A、 51B、51C,以及使該導電路51A、51B、51C埋入其中之 絕緣性樹脂50之3種材料構成,導電路51間,設有由該 絕緣性樹脂50所填充之分離槽54,並且由絕緣性樹脂5〇 支撐具有彎曲構造59之前述導電路51。 作為絕緣性樹脂,可以使用環氧樹脂等熱硬化性樹 脂,聚醢亞胺(polyimide)樹脂、聚苯硫(p〇iypllenyiene sulfide)等熱可塑性樹脂。再者,絕緣性樹脂可以採用使用 --------------------訂‘---------線 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 13 312056 535462 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(14 ) 金屬模具而固化之樹脂' 可以由含浸、 Μ田#反堂布而被覆之樹脂 等全部之樹脂。再者’亦可以使用纖維含浸膜,亦即使用
Prepreg(—種纖維含浸材料)。 再者’作為導電路51,可以使用以鋼作為主材料之導 電羯、以銘作為主材料之導電绪、或鐵.錄等合金構成之導 電箔。當然亦可以使用其他之導電材料,尤其可以餘刻之 導電材料,可以用雷射使之蒸發之導電材料最好。 本發明中,尤其採用乾㈣或濕餘刻而施行非向異性 之蝕刻,使導電路51之側面成為彎曲構造59,由此產生 錨定效果。此種結果,達成不會由絕緣性樹脂5〇拔脫之導 電路51之構造。 再者’電路元件52之連接裝置分別為金屬細線55入、 鲜接材料構成之導電球、扁平之導電球、辉錫等鲜接材料 55B、銀塗漿等導電塗漿55C、導電被膜或向異性導電性 樹脂等。&等連接裝置係依電路元件之種類,轉元件之 安裝形態而選擇。例如為裸露之半導體元件時,表面電極 與導電路之連接選擇金屬細線’為csp時選擇鲜錫球:鲜 錫塊(bump)。再者,為晶片電阻、晶片電容器時則選擇銲 鍚55B。再者,經過封裝的電路元件,例如BGA等相對於 導電路51之安裝亦無問題’採用此種電路元件時,連接裝 置選擇銲錫。 再者,電路元件與導電路51A之固定,在不需要作電 氣連接時,選擇絕緣性接合劑,再者,需要電氣連接之= 況下,採用導電被臈。在此,導電被膜為至少有一層即口 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) (請先閱讀背面之注意事項再填寫本頁) 零裳--------訂---------線· A7
經濟部智慧財產局員工消費合作社印製 535462 五、發明說明(15 足夠。 可以考慮作為導電被膜之材料有,銀、金、白金或把 (Pd)等,藉由蒸鍍、濺鍍(Spattering)、CVD等低真空或高 真空下之沈積、電鍍或燒結等而被覆。 例如,銀可以與金接合,而且也可以與銲材接合。因 此,晶片背面被覆有金薄膜時,可以由該狀態直接使銀被 膜、金被膜、銲錫被膜被覆於導電路51A而可以對晶片施 行熱壓接,再者亦可以透過銲錫等銲材固定晶片^在此, 前述導電被膜亦可以形成於積層為複數層之導電被膜之最 上層。例如,可在銅之導電路5 1A之上面,形成依序被覆 鎳被膜、金被膜之2層導電被膜,依序被覆鎳被膜、鋼被 膜、鲜錫被膜之3層導電被膜’依序被覆銀被膜、鎳被膜 之2層導電被膜等。並且,此等導電被膜之種類、積層構 造除了前所述以外有多數種類,但在此不多說明。 本電路裝置係以密封樹脂之絕緣性樹脂50支撐導電 路51,因此不需要支撐基板,而可由導電路51、電路元件 52以及絕緣性樹脂50構成。此種構成亦即為本發明之特 徵。例如在以往技術中所說明,以往之電路裝置之導電路 係由支撐基板支撐,或由引線框(lead frame)支撐,因此等 於追加在本來之性能上不需要之構成。但是,本電路裝置 由必要之最低限度之構成元件構成,不需要支撐基板,而 具有薄型以及廉償之特徵。 再者,除了前述構成外,亦具備被覆電路元件52而且 填充於前述導電路51間之前述分離槽54以一體支撐電路 -----------·裝--------訂----------線· (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 15 312056 535462 五、發明說明(16 ) 元件52及導電路51之絕緣性樹脂5〇。 (請先閱讀背面之注意事項再填寫本頁) 此種彎曲構造59之導電路51間係成為分離槽54,藉 由將絕緣性樹脂5 0填充於該分離槽$ 〇,可以具有防止導 電路51之拔脫而且可以達成導電路間互相絕緣之優點。 再者,亦具備被覆電路元件52且填充導電路51間之 勿離槽54而僅使導電路51背面露出以一體支撐導電元件 52及導電路5 1之絕緣性樹脂5〇。 露出此種導電路之背面之丨點為本發明之特徵之一。 由此可以使導電路之背面作為與外部連接之用,具有可省 略如第25圖所示之以往構造之穿孔THi特徵。 而且電路元件透過桿材、金、銀等導電被膜直接固定 之情況下’由於露出導電路之背面,因此可以使電路元件 52A所產生之熱經過導電路51A向安裝基板傳導。藉由散 熱,可有效改善半導體晶片之驅動電流之上昇等特性。 再者,本電路裝置係形成為分離槽54之表面盘導電路 5!之表面成為實質上一致之構造。本構造成為本發明之特 徵,由於不設置第25圖所示之背面電極1〇、丨】之段差, 經濟部智慧財產局員工消費合作社印製 因此具有可以使電路裝置53直接以水平狀態移動之又 徵。 第1圖係由複數個電路元件構成IC電路,尤其是 電路儿件與電路元件之導電路,具有配線之機能’而 1B圖所不’實質上成為陸(!and)狀之形狀。但是 形狀係如第2圖或第28圖所示,成為更為複雜之形狀不之 另外,本發明之變形例,係第1C圖所示, ----— 彳%路5 1 K紙張尺度適用ϋϋ準(CNS)A4規袼⑵Q χ撕公髮) 1〇 312056 535462 Α7 Β7 五、發明說明(17 ) (請先閱讀背面之注意事項再填寫本頁) 間成為直線構造59S,由此對於分離槽填充絕緣性樹脂 50。此種構造亦與前述第1實施例相同,可以改善導電路 5 1間之絕緣性。至於防止拔脫之效果則比前述第1實施例 略差。 第2實施例(說明電路裝置) 其次說明第2圖所示之電路裝置53。 本構造係如第2B圖所示,形成作為導電路51之配線 L1、L2,除此之外則與第1圖實質相同。以下說明配線L1、 L2 ° 如前所述,1C電路上有大規模之1C電路至小規模之 1C電路。但是在此,為了簡化圖面,僅在第2A圖中顯示 小規範的電路。該電路連接有常用於聲頻(audio)的放大電 路之差動放大電路與電流鏡電路。前述差動放大電路係如 第2A圖所示,由TR1與TR2構成,前述電流鏡電路則主 要由TR3與TR4構成。 經濟部智慧財產局員工消費合作社印製 第2B圖為第2A圖之電路實施於本電路裝置時之俯視 圖,第2C圖為第2B圖之A-A線之剖視圖,第2D圖為 B-B線之剖視圖。在第2B圖之左側,設置安裝有TIU與 TR3之晶片座5 1A,右側設置安裝有TR2與TR4之晶片座 51D。在晶片座51A、51D之上側,設置外部連接用之電 極 51B、51E、51F、51G,下側設置電極 51C、51H、511、 51J。並且,由於TR1之射極與TR2之射極共同連接,因 此使配線L2與電極51E、51G連成一體。再者,由於TR3 之基極與TR4之基極,TR3之射極與TR4之射極共同連 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 17 312056 535462 A7 五、發明說明(Μ ) 接,因此配線L1與電極51c、55J連成一體,配線^3與 電極55H、551連成一體。 (請先閱讀背面之注意事項再填寫本頁} 本發明之第2實施例之特徵在於該配線l丨、L2、L3。 以第28圖說明時,配線25、配線29與配線以至。相當。 該配線雖依本電路裝置之集積度而異,但其實度為25私斑 之非常狹窄的寬度。並且,此25 # m係採用濕蝕刻時之數 值,如採用乾蝕刻則其寬度更為狹窄。 由第2D圖可以知,配線L1僅露出背面,背面以外的 侧面,則具有彎曲構造且由絕緣性樹脂5〇支撐。又若以其 他方式表示的話,可說成配線係埋入絕緣性樹脂5()。由 此,不同於第25圖所示之配線僅貼合於支撐基板之情況, 可以防止配線之拔脫、翹曲。尤其由後述之製造方法可以 明瞭,藉由使導電路之側面成為粗面,而且形成為彎曲構 造,以及在導電路之表面形成凸簷時,產生錨定效果,結 果成為前述導電路無法由絕緣性樹脂拔脫之構造。 經濟部智慧时產局員工消費合作社印製 再者,外部連接用之電極51B、51C、51E至51J係如 前所述,由於埋入絕緣性樹脂,因此成為即使對固定的外 部引線施加外力,亦不容易剝離之構造。 第3實施例(說明電路裝置) 其次說明第8圖所不之電路裝置。 本構造係除了在導電路51之表面形成導電被臈57 外’與第1圖或第2圖之構造實質相同。在此,仍然以導 電路上形成該導電被膜57之處為中心說明。 第1特徵在於,為防止導電路或電路裝置之翹曲而設 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 18 312056 535462 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製 A7
訂- t 312056
A7
535462 五、發明說明(2G ) 件82之電路裝置83的形態實施。再者 丹有,亦可以在2個導 電路間連接金屬細線,然後加以密 山对之衣置的形態實施。 此種裝置可以用作熔絲(fuse)。 、 用以說明電路裝置之製造方法之第丨實施例 其次使用第3圖至第7圖以及第1圖說明電路裝置53 之製造方法。 首先’如第3圖所示,準備片狀之導電箱6〇。該導電 落60係考慮及銲材之附著性、焊接性、電鍍性而選擇其材 料,可以採用以鋼為主材料之導電箔,以鋁為主材料之導 電箔,或鐵-鎳等合金所構成之導電箔等作為其材料。或亦 可以使用鋼與銘之積層板。 導電箔之厚度為,考慮及以後之蝕刻宜採用1〇am| 300/zm程度,在此採用70/zm(2盎司)之鋼箔。但是3〇() μπι以上或10/zm以下基本上仍無不可。在此僅要求如後 所述,可以形成比導電箔之厚度淺之分離槽61即可。 並且,片狀之導電箔60,以預定之寬度捲繞成滾筒狀 的方式準備好,可以以此種狀態向後述之各製程搬送,或 亦可以準備截斷為預定大小之導電箔,向後述之各製程搬 送。 後績之製程有,至少從成為導電路51之區域以外的導 電箔60,除去比導電箔60之厚度薄的薄層之步驟,在前 述導電箔60上安裝電路元件之步驟以及在藉由該除去步 驟而形成之分離槽61及導電箔60上被覆絕緣性樹脂5〇, 以密封電路元件之步驟。 (請先閱讀背面之注意事項再填寫本頁) 訂---------線- 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 X 297公釐) 20 312056 535462 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(刀 首先,如第4圖所示,在鋼箔6〇上形成光阻上膜pR(耐 蝕刻罩),以使成為導電路51之區域以外的導電箔⑼露出 之方式進行光阻止膜PRi圖型化。並且,如第5入圖所示, 隔著前述光阻止膜PR施行蝕刻。 本製造方法係以能夠各向異性地進行蝕刻的方式設定 濕蝕刻或乾蝕刻的蝕刻條件。藉此,使導電箔6〇的側面成 為粗面,而且具有-曲之特徵。並且經過姓刻形成之分離 槽61之深度為大约5〇至7〇以m。 濕蝕刻之情況下,蝕刻劑採用氯化鐵或氣化鋼,前述 導電V自為含浸於該蝕刻劑中,或以蝕刻劑對導電箔澆淋。 尤其如第5B圖所示,在成為蝕刻罩之光阻止臈?尺之 正下方,橫方向之蝕刻不容易進行,而比該正下方部分更 深之部分向橫方向進行蝕刻。如圖所示由分離槽61之側面 之位置隨著向上方,對應於該位置之開口部之開口直徑減 小時’形成為反推拔構造,由此成為具有錨狀構造之構造。 再者採用澆淋之方法時,向深度方向進行蝕刻,由於橫方 向之蝕刻受到抑制,此種錨狀構造更為顯著出現。 再者,在乾蝕刻之情況下,向異性、各向異性之蝕刻 均有可能。目前之觀點為,銅無法由反應性離子之蝕刻去 除,但可以由喷賤法去除。再者,由於喷濺法之條件,向 異性或各向異性餘刻均可以施行斂刻。 並且,在第5圖中,除了光阻止膜外亦可以將對於蝕 刻液具有耐蝕性之導電被膜以選擇性被覆。設如對於成為 導電路之部分以選擇性被覆時該導電被膜成為蝕刻保護 表紙張尺f適用中闕家標準(CNS)A4規格⑵Q χ 297公爱) (請先閱讀背面之注意事項再填寫本頁) ·*裝 -------訂---------線· 535462 535462 經濟部智慧財產局員工消費合作社印製 A7 _ ___ B7 五、發明說明(22 ) 臈,可以不必採用阻止膜施行分離槽之蝕刻。可以考慮作 為該導電被膜之材料有銀、金'白金、鈀或鎳等。而且此 等耐蝕性之導電被膜具有可以直接活用為晶片座、焊墊之 特徵。 例如銀被膜可以與金接合,亦可以與焊材接合。因此, 晶片背面被覆銅被膜時,可以直接將晶片熱壓接在導電路 51上之銀被膜上,再者可以透過銲鍚等銲材固定晶片。再 者,銀之導電被膜上可以接合金細線,因此亦可以施行絲 焊(wire bonding)。由此具有此等導電被膜直接活用為晶片 座、焊墊等之優點。 續之,如第6圖所示,具有在形成有分離槽61之導電 治60上電氣連接電路元件52之安裝步驟。 所謂電路元件52為電晶體、二極體、ic晶片等半導 體元件52A、晶片電容器、晶片電阻等被動元件52B。再 者,雖然厚度會增加,但亦可以安裝CSP、BGA等面向下 之半導體元件。 在此’將裸電晶體晶片52A黏接在導電路51A上,然 後透過以熱壓接之球形焊接(ball bonding)或超音波之楔型 接合(wedge bonding)固定之金屬細線55A連接射極電極與 導電路51B、基極電極與導電路51B。再者,52B為晶片 電容器或被動元件,以銲錫等銲材或導電糊漿5 5B加以固 定。 再者’第28圖所示圖型應用於本實施例時,焊墊26 的尺寸非常小,但與導電箔60連成一體。因此,具有可以 (請先閱讀背面之注意事項再填寫本頁) I 薷 裝--------訂---------線秦 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) 22 312056 535462 經濟部智慧財產局員工消費合作社印製 Α7 Β7 五、發明說明(23 ) 傳達接合工具(bonding tool)之能量,而使接合性提高之優 點。再者,在接合後之金屬細線之截斷中,一般情況為將 金屬細線拉斷。此時,由於焊墊與導電箔一體形成,因 此可以消除使焊墊浮起之現象,而使拉斷性提高。 再者’如第7圖所示,具有在前述導電箔6〇以及彎曲 之分離槽61上附著絕緣性樹脂5〇之步驟。此一步驟可以 由移轉模塑,射出成型,含浸或塗布而達成。在樹脂材料 方面,環氧樹脂等熱硬化性樹脂可採用移轉模塑法聚醯亞 胺樹脂、聚苯硫等熱可塑性樹脂可採用射出成型法。 在本實施例中,被覆於導電箔6〇表面之絕緣性樹脂之 厚度係經過調整,使之被覆至金屬細線55A之頂部的上方 大约100 # m。此一厚度可考慮電路裝置之強度而增加厚度 或滅少厚度。 本步驟之特徵在於一直到被覆絕緣性樹脂5()前,係以 形成為導電路51之導電箔60作為支撐基板。以往係如第 26圖所示,採用本來不需要之支撐基板5以形成導電路7 至11,但在本發明中,作為支撐基板之導電箔6〇為成為 電極材料必需之材料。因此,具有可極力節省構成材料而 施行作業之優點,而且亦可以降低成本。 再者,分離槽61由於形成得比導電箔之厚度還淺,因 此導電箔60所形成導電路51不會個別分離。由於此,片 狀之導電箔60可以一體處理,具有在模塑絕緣性樹脂時, 對於金屬模具之搬送,對於金屬模具之安裝作業非常容易 之特徵。 ί請先閱讀背面之注咅?事項再填寫本頁} 裝--------訂--------- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 23 312056 535462 A7 B7 五、發明說明(24 ) 再者,由於在具有彎曲構造59之分離槽61填充絕緣 性樹脂50,因此由該部分產生錨定效果,可以防止絕緣性 樹脂50之剝離,可以防止分離之導電路5丨在以後之步驟 中之拔脫。 並且,被覆該絕緣性樹脂5〇前,例如為了保護半導體 晶片或金屬細線之連接部可以灌注②“丨化幻矽樹脂。 續之,具有以化學或物理的方式去除導電箔6〇之背 面,而使導電路51分離之步驟。其中該去除步騾可以研 磨、研削、蝕刻、雷射之金屬蒸發等方法施行。 在本發明之實驗中,以研磨裝置或研削裝置將整個面 削除30# m左右,即可使絕緣性樹脂5〇 在第7圖以虛線表示露出之面。结果,成為大二::二 厚度之導電路51而分離。再者,在露出絕緣性樹脂”之 前,對導電籍60施行整面之濕蝕刻,其後,經過研磨或研 削裝置削除整面,由此露出絕緣性樹脂5〇亦可。再者,亦 可僅藉由濕蝕刻使導電路5 1分離。 μ 經濟部智慧財產局員工消費合作社印製 結果,成為導電路51之表面露出於絕緣性樹脂5〇之 構造。然後,削除分離槽61,由此成為第i圖之分離槽5 上參照第7圖)。 1 最後’視需要在露出之導電路51上被覆銲錫等導電 料,而元成如第1圖所示之電路裝置。 並且,在導電路51之背面被覆導電被膜時,亦 第3圖之導電箔之背面,預先形成導電被膜。此時,。兩 選擇性地被覆對應於導電路之部分即可。被覆方 ^舄 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁} __-- 成為例如 312056 24 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製 25 535462 Α7 _____ Β7 五、發明說明(25 ) 電鍍。再者,此種導電被膜宜採用對於蝕刻有耐性材料。 再者’採用此種導電被膜時,可不經過研磨而只藉由餘刻 使導電箔分離為導電路51。 並且,本製造方法中,雖僅在導電箔60上安裝電晶體 與晶片電阻,但以之為1單位而將之配置成矩陣狀亦可, 以第2圖或第28圖所示之電路作為丨單位而配置成矩陣狀 亦可。此種情況下,係以如後述之分割裝置分割為一個一 個。 藉由以上之製造方法’將導電路51埋入絕緣性樹脂 5〇,由此可以達成絕緣性樹脂5〇之背面與導電路5ι之背 面一致之平坦之電路裝置56。 本製造方法之特徵在於活用絕緣性樹脂5〇以之作為 支撐基板而可以施行導電路51之分離作業。絕緣性樹脂 5〇為作為埋入導電路51之材料之必需材料因此不需要 第26圖之以往之製造方法’使用不必要之支撐基板5。因 而’可以以最低限度之材料製造, ^ /、有可以降低成本之特 徵0 並且,從導電路51表面算起 异匙之浥緣性樹脂之厚度,係 可以在W-步驟之絕緣性㈣之附著時調整。因此雖由 於所安裝之電路元件而不相同 霞_ ‘ 士'上 $ U仁冤路裝置56具有可以使 厚度增加或減少之特徵。在此, ,,m Μ命 u格衮置56係成為在400 # m厚度之絕緣性樹脂 -从 私111之導電路51盥雷路 兀件之電路裝置(以上參照第i圖)。 ^ 實屋复(說明電路裝置之製造方法) 1 本紙張尺錢財_ $鮮(CNS)A4遞⑵q χ观 312056 C請先閱讀背面之注音?事項再填寫本頁}
C ----訂---------線上 535462 A7 五、發明說明(26 ) 其次,參照第 國至弟13圖,以及第8圖說 簷58之電路裝置56 園月,、有凸 裂w方法。亚且,除了成為 第二材料7 0之被霜w^ 詹之 (請先閱讀背面之注意事項再填寫本頁) 卜,與第1實施例(第1圖、第2ΡΠ 實質上相同,因此省略^ ^ 2 *> π 坪細之說明。 首先,如第9圖所千,嘴很 準備在第一材料所成之導電嗜 60之上面被覆有蝕刻率 由 j羊較小之弟二材料7❹之導電箔6{)。 例如在銅箔之上面祜蕹 錮黧a 被㈣^可以利_氯化鐵或氯化 銅等同時#刻鋼與鎳,藉由 ^ co 、曰、 稽甶於蝕刻率之是值,使鎳成為凸 詹58而形成取為適宜。蘭由 3中粗的貝線亦即為鎳所成之導電 被膜70,其膜厚為1至^ ^ ^ 10Wm程度乘好。再者,鎳之臈厚 愈厚時,愈容易形成凸詹58。 再者,第二材料亦可為被覆在第一#料上時可對第一 材料施行選擇性㈣之材料。此種情況下,首先以由第二 材料製成之被膜被覆導電路51之形成區域之方式施行圖 型化,然後以該被覆作為遮罩對第一材料進行蝕刻即可形 成凸簷58。作為第二材料,可以考慮使用銘、銀、纪、金 等(以上參照第9圖)。 經濟部智慧財產局員工消費合作社印製 續之,具有至少將成為導電路51之區域以外之導電箔 60去除,使該部分之厚度比導電镇6〇之原厚度薄之步驟。 如第10圖所示’在鎳70之上面形成光阻止膜pR,以 鎳7〇在成為導電路51之區域以外之區域露出之方式使光 阻止膜PR圖型化,如第U圖所示狀,隔著前述光阻止膜 P R施行餘刻即可。 如前所述’採用氯化鐵、氣化鋼之餘刻劑施行蚀刻時, 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐 26 312056 535462
由於鎳7G之㈣率小於鋼6〇之_率,因此隨著蚀刻之 進行進凸簷凸出。 (請先閱讀背面之注咅?事項再填寫本頁) 並且’在形成有前述分離槽61之導電箔上安裝電路元 件52之步驟(第12圖),在前述導電落6〇以及分離槽61 上被覆絕緣性樹脂50’以化學或物理的方式去除導電箔6〇 之背面,使導電箔60分離成為導電路51之步驟(第13圖), 以及在導電路背面形成導電被覆至完成之步驟(第8圖)為 同於前述製造方法而省略其說明。 第3實施你說明電路裝置之製造方法) 續之,參照第4圖至第20圖說明由複數種類之電路元 件、配線、晶片座、焊墊等所構成之導電路構成之ic電路 作為一單位配置成矩陣狀,封裝後各自分離,由此構成ic 電路而成為電路裝置之製造方法參照第14圖至第2〇圖說 明。並且,在此依據第2圖之構造,尤其使用第2C;圖之 剖視圖說明。再者,因本製造方法幾乎同於第一實施例、 第二實施例,因此對於相同部分僅簡單說明。 首先如第14圖所示,準備片狀之導電箔6〇。 經濟部智慧財產局員工消費合作社印製 並且,片狀之導電箔60以預定之寬度捲繞於滾筒,可 以直接以此種狀態向後述之各步驟搬送,或準備截斷為預 疋之大小之導電泊’由此狀態向後述之各步驟搬送α 續之’具有至少將成為導電路51之區域以外之導電 60去除使其厚度比導電箔60之原厚度薄之步驟。 首先,如第15圖所示,在銅箔60之上面形成光阻止 膜PR,以成為導電路51之區域以外之導電落60露出之方 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 27 312056 535462 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(28 式施行光阻止膜PR之圖型化。然後,如第16圖所示,隔 著前述光阻止膜PR施行蝕刻。 由蝕刻形成之分離槽61之深度例如為5〇#m,其側面 由於成為粗面而使其與絕緣性樹脂5〇之接合性提高。 再者,此種分離槽61之侧壁,由於以各向異性施行蝕 刻而成為彎曲狀。此種去除步驟中,濕蝕刻、乾蝕刻均可 以採用,並且由於此種彎曲構造成為發生錨定效果之構造 (詳細參照用以說明電路裝置之製造方法之第i實施例)。 並且’在第15圖中’替代光阻止膜PR亦可選擇性地 被覆對於餘刻液有耐姓性之導電被膜。設如選擇性地被覆 成為導電路之部分時,該被覆膜成為蝕刻保護膜,可以不 使用阻止膜而蝕刻分離槽。 續之,如第17圖所示,具有在形成有分離槽61之導 電箱60上電氣連接電路元件52之安裝電路元件之步 作為電路元件52A,分別有電晶體、二極體、ic晶片 等半導體元件、晶片電容器、晶片電阻等被動元件。再者, 雖然厚度會增加,亦可以安裝CSP、BGA等面向下之半導 體元件。 在此,將裸電晶體晶片52A黏接在導電路51A上,然 後透過金屬細線5 5 A連接射極電極與導電路5 1B、基極電 極與導電路51B。 再者’如第18圖所示,具有在前述導電箔60以及分 離槽61上附著絕緣性樹脂5〇之步驟。此步驟可以由移轉 --------------------訂----------線 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(cns)A4規格(210 X 297公釐) 28 312056 535462 A7 五、發明說明(29 ) 模塑、射出成型或含浸而達成。 在本實施例,被覆於導電箔60之表而* μ * <衣面之絕緣性樹脂之 厚度係調整為比所安裝之電路元件之昜古 (請先閱讀背面之注意事項再填寫本頁) π取呵部位高約100私 m程度。此種厚度可考慮電路裝置之強 找度而增加厚度或減 少厚度。 本製程之特徵在於在被覆絕緣性樹脂時,以形成導電 路51之導電羯60作為支撐基板。以往係如第%圖所示, 採用本來不需要之支撐基板5以形成導電路7至u,但在 本發明,作為支撐基板之導電落60為成為電極材料必需之 材料。因此,具有可以極力節省構成材料以施行作業之優 點,並且亦可以降低成本。 再者,分離槽61由於形成得比導電羯之厚度淺因此 導電落60所形成之導電路51不會各自分離。因而可以以 片狀之導電绪60 —體處理,在模塑絕緣性樹脂時,對於金 屬模具之搬送,對於金屬模具之安裝等作業非常容易施行 為其特徵。 經濟部智慧財產局員工消費合作社印製 續之,具有以化學或物理方式去除導電箔6〇之背面, 使導電箔60分離成為導電路51之步驟。在此前述之去除 步驟,可以藉由研磨、研削、蝕刻、雷射之金屬蒸發等施 行。 經過本發明之實驗使用研磨裝置或研削裝置整面削除 30 v m程度,即可使絕緣性樹脂50露出。在第18圖中由 虛線表示該露出之面。結果,形成為大約4〇Mm之厚度之 導電路51而分離。再者,亦可以在露出絕緣性樹脂5〇前, 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) 29 312056 經濟部智慧財產局員工消費合作社印製 535462 A7 B7 五、發明說明(3G ) 對導電箔整面施行濕蝕刻,然後使用研磨或研削裝置削除 整面,由此使絕緣性樹脂50露出。 結果,成為導電路5 1之表面露出於絕緣性樹脂5Q之 構造。 再者,如第19圖所示,對於露出之導電路被覆銲錫等 導電材。 最後,如第20圖所示,具有使每丨電路元件分離而完 成電路裝置之步驟。 分離線為箭頭所示之處,可以由分割(dicing)、截斷、 沖床加工、巧克力分離等達成。並且,採用巧克力分離時, 以被覆絕緣性樹脂時使分離線進入槽中之方式在金屬模具 形成突出部即可。 尤其是分割為一般之半導體裝置之製造方法常用之方 法由於即使在非常小尺寸之物體亦可以分離,因此非常 合適。 以上之第1至第8實施例所說明之製造方法亦可用於 第28圖所示複雜之圖型。尤其是呈曲折狀,與焊墊26一 體形成,另一端與電路元件電氣連接之配線,其寬度狹小, 而且長度長。因此,熱所引起翹曲非常大,在以往構造常 由於剝離而成為問題。但是,本發明中,由於配線埋入絕 緣性樹脂而得到支撐,因此可以防止配線本身之趨曲、剝 離、以及拔脫。再者,由於焊墊本身的平面面積小,在以 往之構造,常發生焊墊之剝離,而本發明則如前所述埋入 絕緣性樹脂中,更由具有錨定效果之絕緣性樹脂加以支 (請先閱讀背面之注意事項再填寫本頁) 裝--------訂----- 本紙張尺度適用中國國家標準(CNS)A4規格⑽x四7公髮) 30 312056 5462 A7 B7 五、發明說明(31 ) 撐,因此具有可以防止拔脫之優點。 再者,亦具有可以達成電路埋入絕緣性樹脂50中之電 路裝置之優點。由以往構造說明時,猶如電路安裝在印刷 電路基板、陶瓷基板中之狀態。關於此在後面之安裝方 法中說明。 第27圖之右側表示簡單整理本發明之流程圖。圖中經 過9個步驟完成電路裝置,9個步驟包括:銅荡之準備、 銀或鎳之電鍍、半㈣、晶片接合、絲坪、移轉模塑背 面銅猪去除、導電路之背面處理以及分割。而I,支撐基 板可以不必由其他製造薇購入,全部製程可以由 處理。 订 复^L(說明電路裝置之種類以及其安裝方法) 第21圖為表示安裝有面向下型之電路元件肋之電路 裝置8卜作為電路元件8G,有裸半導體晶片、密封表面之 SP或BGA等。再者,第22圖為表示安裝有晶片電容器 或晶片電阻等之被動元件82之電路裝置83。上述電路裝 置皆因不需要支撐基板而薄型化,而且由絕緣性樹腊密 封,因此耐環境性甚為優異。 第23圖係用以說明實層構造之圖。第23A圖係在开, 成於印刷電路基板或金屬基板,㈣基板等安裝基板84 之導電路85上安裝至今所說明之本發明之電路裝置 8卜 83 〇 尤其’在固定料導體晶片52f面之導電路5ia,係 由於與安裝基板84之導電路85作熱的結合,因此可以使 (請先閱讀背面之注意事項再填寫本頁) 裝--------訂---------線在 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 297公釐) 31 312056 5462 A7 B7 五、發明說明(32 ) 電路裝置之熱經由前述導電路85而發散。再者,採用金屬 基板作為安裝基板84時,由於金屬基板之散熱性之輔助可 以更為降低半導體晶片52之溫度。因此,可以提昇半導體 晶片之驅動能力。 曰例如對於功率M〇s、IGBT、SIT、大電流驅動用之電 曰曰體、大電流驅動用之IC(M〇s型、Βιρ型、型) 記憶元件等,前述方法非常合適。 再者,宜採用鋁基板、鋼基板、鐵基板作為金屬基板, 再者考慮與導電路85之短路,可形成絕緣性樹脂及/或氧 化膜等。 再者’第23B圖表示將本電路裝置9〇活用為第23 A 圖之基板84之一例。此為本發明之最大特徵。亦即,以往 之印刷電路基板、陶瓷基板最多只作到在基板中形成穿孔 TH之程度,但在本發明,具有達成内裝有ic電路之基板 模組之特徵。例如在印刷電路基板中至少内裝有1個電路 (亦可以作為系統而内裝)。 再者’以往需要作為支撐基板之印刷電路基板、陶瓷 基板’但在本發明,不再需要該支撐基板即可以達成基板 模組。因此相較於由印刷電路基板、陶瓷基板或金屬基板 構成之複合基板,其厚度可以變薄,且其重量可以減輕。 再者’由於將本電路裝置90活用為支撐基板,並在露 出之導電路上安裝電路元件,因此可以達成高性能之基板 模組。尤其以本電路裝置作為支撐基板,在其上面安裝本 電路裝置91時,作為基板模组可以達成更為輕巧而薄型化 (請先閱讀背面之注意事項再填寫本頁)
,裝--------訂---------線I 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 x 297公釐) 32 312056 W5462
之模組。 因此 經濟部智慧財產局員工消費合作社印製 子機酱"ϊ】此等安裝形態,可使用以安裝該楔虹之電 機器更為小型及輕巧。 又’由符號93所示的斜線部分為絕緣性 ;採用鲜錫阻止膜等高分子膜。藉由形成此絕緣 可以防止埋人基㈣中之㈣路與形成於電 之電極之短路件91等 ^再者,使用第29圖說明本電路裝置之優點。在以往 安裝方法中,半導體製造廠形成封裝型半導體装置 型晶片(mP chip),安裝製造廠將半導體製造廠所供給 ^體裝置與零件製造廠所供給之被動元件安裝於印刷電路 基板,將此作為模組組裝於裝置中而成為電子機器。伸是, 本電路裝置為,由於本身可以採用為安裝基板,因此半導 體製造廠可以利用後段製程完成安裝基板模組,而供應給 女裝製造廠。因此,安裝製造廠可以大幅度簡省對於基板 之元件安裝。 [發明效果] 由以上說明可以明瞭,本發明係由最小限度之電路裝 置、導電路以及絕緣性樹脂所構成,可以成為不浪費資源 之電路裝置。籍此’到完成為止不存在多餘之構成元件, 可以達成大幅度減低成本之電路裝置。再者,藉由使絕緣 性樹脂之被覆膜厚'導電箔之厚度成為最適宜值,可以達 成非常小型化、薄型化以及輕巧化之電路裝置。再者,由 於將翹曲或剝離現象顯著之配線埋入絕緣性樹脂而加以支 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ^ 312〇56 (請先閱讀背面之注咅?事項再填寫本頁) ,裝----
訂---------線I 462
五、發明說明(34 ) 經濟部智慧財產局員工消費合作社印製 樓’因此可以解決此等問題。 、再者,僅使導電路之背面由絕緣性樹脂露出,因此可 以將導電路之背面直接 y 且接用於與外部之連接,具有不必要以 住裝置之第25圖所示之背面電極以及穿孔之優點。 而且,電路疋件經由銲材、金、銀等導電被膜直接固 疋時:由於導電路之背面露出,因此由電路元件產生之熱 可以經過導電路直接向安裝基板傳遞,尤其經過此種散 熱,較大功率之元件之安裝亦有可能。 再者,本電路裝置係具有使分離槽之表面與導電路之 表面成為實質-致之平坦表面之構造,即使將狹小節矩 QFP等由第23圖所示狀安裝於支撐基板時,由於可以使 電路本身直接以水平移動,因此引線偏移之修正極為容 易。 再者 $ ^路之表面側由於形成有第二材料,因此可 以抑制由於熱膨脹係數之不相同所引起之安裝基板之翹 曲,尤其可以抑制細長配線之翹曲或剝離。 再者,導電路之側面形成彎曲構造,更由於導電路之 表面形成第二材料所成之被膜,可以形成被覆於導電路之 凸詹。藉此可以產生錨定效果,可以防止導電路之翹曲, 以及拔脫。 再者’本發明之電路裝置之製造方法,使成為導電路 之材料之導電箔本身具有支撐基板之機能,一直到分離槽 之形成時或電路元件之安裝,絕緣性樹脂之被覆時由導電 猪支撐整體’並在導電箔分離成為導電路時,由絕緣性樹 £— (請先閱讀背面之注意事項再填寫本頁) 訂---------_ 本紙張尺度適用中國國家標準(CNS)A4規格(210 x 297公釐) 34 312056 535462 經濟部智慧財產局員工消費合作社印製 A7 B7 五、發明說明(35 ) 脂發生支撐基板之機能。因此,電路元件' 導電箔、絕緣 性樹脂等可以由所需要之最低限度製造。在以往例中已說 明’在電路裝置之構成上不需要之支撐基板在本發明中不 必採用,由此可以降低成本。再者由於不需要支撐基板, 導電路埋入於絕緣性樹脂中,以及絕緣性樹脂與導電箔之 厚度可以調整等,亦具有可以形成非常薄之電路裝置之優 點。再者,可在分離槽之形成步驟中形成彎曲構造,同時 可以達成具有錨定效果之構造。 再者,由第27圖可以明瞭,可以省去穿孔之形成步 驟、導體之印刷步驟(陶瓷基板之情況)等,因此相較於以 往技術,可以大幅度縮短製程,而且具有全製程可以在廠 内實施之優點。再者框架金屬模具等一概不需要,成為非 常縮短交貨期間之製造方法。 其次一直到去除導電箔使其厚度較原厚度薄之步驟 (例如為半蚀刻)為止,不必將導電路個別分離處理,因此 在以後之絕緣性樹脂之被覆步驟中,可以提昇作業性亦為 其特徵之一。 再者’導電路與絕緣性樹脂在同一面形成,所安裝之 電路裝置可以不撞及安裝基板上之導電路側面而偏移。尤 其對於安裝時已發生位置偏移之電路裝置可以向水平方向 偏移而修正其配置。再者,安裝電路裝置後,使銲材熔解, 而使女裝之電路裝置偏移而藉由溶解之銲材之表面張力自 行回至導電路上部,由此使電路裝置本身之再配置成為可 能。 (請先閱讀背面之注意事項再填寫本頁) ▼裝--------訂---------線j 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 x 297公餐) 35 312056 535462 A7 _B7 五、發明說明(36 ) 最後,將本電路裝置活用為支撐基板,可以使電路元 件安裝於露出之導電路,可以達成高機能之基板模组。尤 其是以本電路裝置作為支撐基板,在其上面安裝作為元件 之本電路裝置91時,可以達成作為基板模組更為輕巧而薄 化之模組。 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 36 312056

Claims (1)

  1. _HI 第901 00830號專利申請案 申請專利範圍修正本 I ’-:: ^ |(幻年1月7丨日) 包裝置,包括:複數個導電路;兩 :::路元件,·由被覆前述電路元件以及前述導電二 土支撐料電路元件與前述導電路之絕緣性樹脂 2成之包封件’·以及露出於前述包封件之-主面之外 部連接用引線端子。 2·=::利範圍"項之電路裝置’其中,前述導電路 係由金屬之壓延體所構成。 3·如申請專利範圍第1 电路裝置’其中,前述複數個 ^路中之至少!個形成有用以與絕緣性樹脂 彎曲面。 4·如申明專利範圍第3項之電路 ^ ., 电峪裝置,其中,前述分離槽 係猎由蝕刻而形成者。 5·如申請專利範圍第1項電 电峪衣置,其中,前述電路元 件包括複數個電路元件。 經濟部中央標準局員工福利委員會印製 6. 如申請專利範圍第i項至第5項之任何―項之電 置,其中,前述導電路的厚度在2〇微米至_ 範圍内。 彳又卞《 7. 如申請專利範圍第2項之 , 俗表置其中,前述導電路 係由以銅為主成分之壓延體所構成。 8·如申料㈣圍第2項之電路以,其巾,前述導電路 係由以鐵-鎳為主成分之壓延體所構成。 9.如申請專利^置’其中,前述導電路 本紙張尺度適用中國國家iiTSTs) Μ規格(2l^T^iy 535462 係由以鋁為主成分之壓延體所構成 10·如申請專利範圍第2項之 1 係w 塔裝置’其中’前述導電路 ’、:吏表面成為平坦面之方式使晶界隨意配置者。 .如申請專利範圍第1項之電路 ^^ 峪裝置,其中,在前述導電 路之電路元件搭載面形成由 电 絲祖“、f 乂田不同於别述導電路之金屬 材枓所成之導電被膜。 其争,前述導電 其中,前述導電 12.如申請專利範圍第u項之電路裝置 被膜係由鍍鎳構成。 !3·如申請專利範圍第n項之電路裝置 被膜係由錢金構成。 其中,前述導電 4 ·如申明專利範圍第1 1項之電路裝置 被膜係由鍍銀構成。 15.如申請專利範圍第1項之 义 4路裝置,别述電路元件係由 牛¥體積體電路晶片所構成。 16·如申請專利範圍第j項之 件係由晶片零件所構成。置其中’則述電路元 經濟部中央標準局員工福利委員會印製 17.2請專利範㈣i項之電路裝置,其中,前述電路元 件與前述導電路之連接係藉由接合細線而進行。 18. 如申請專利範圍第17項之電路裝置,其中,前 元件與前述導電路之連接係藉由直接接合而進行。 19. 如申請專利範圍第i項之電路裝置,其中,前述導電路 之背面與前述絕緣性樹脂之背面構成實質上之同— 面。 20. 如t請專利範圍第1項之電路裝置,其中,前述導電路 之为面述絕緣性樹脂之表面突出。 本紙張尺lit时關家g (CNS) A4規格αΐ?7297^Τ、 2 312056 21·如申請專利範圍第2〇 ^ 、電路衣置,其中,前述絕緣 2月曰述導電路之背面突出,而在凹部形成 有用以與外部電路連接之銲錫球。 22.—種電路裝置之製造方法,包括: 準備V電性板之步驟; 以至少留下成為導電路之區域之方式在前述導電 性板上形成比前述導電性 導電路用圖型之步驟之厂子度淺之分離槽,以形成 將電路元件固宗#斗、+、@ 槽形成面侧之步驟;、月4電路用圖型之前述分離 以絕緣性樹脂模塑前述電路元件與 步驟,以及 八離;Γ前述電路元件搭载面之對向面側至到達前述 =之深度除去前述導電性板,而以形成前述導電路 之方式使前述導電性板分離之步驟。 “電路 23:申請專利範圍第22項之電路裝置之製造方法,包 經濟部中央標準局員工福利委員會印製 準備導電性板之步驟; ^以至少留下成為導電路之區域之方式在前述導中 ^形成比前述導電性板之厚度淺之分離槽,:二 複數早位之導電路用圖型之步驟; 乂成 /將電路元件搭載於前述導電路用圖型之 槽形成面側之步驟; 刀離 以絕緣性樹脂槎齒# 步驟;以及 逑電路元件與前述導電路之 本紐尺度翻' 3 312〇56 ΌΖ. Η3 以從前述電路元搭载面之 離槽之深度去除#、f $ 、向面側至到達前述分 1又方陈刖述導電栂钇 方式使前述導電性板分離,/以形成前述導電路之 驟。 刀 以形成複數個電路裝置之步 24·如申請專利範圍第22項 法,1 ± 、仕 A弟23項之電路裝置之製芒方 法,其中,準備前述導電性柘夕丰挪 每方 驟。 v驟包括屢延金屬之步 2 5 ·如申δ月專利範圍第 中,針… 電路裝置之製造方法,盆 之方式渺$形成步驟包括以形成彎曲側面 1万式形成導電路之步驟。 26·如申請專利範圍第22 巾,#、之電路裝置之製造方法,其 Τ 刖迷導電路用圖都之报士、土 前述導雷政之形成步驟係利用半蝕刻形成使 月如電路電氣分離之分離槽之步驟。 27·:申料利範圍第22項之電路裝置之製造方法,盆 成使1述Λ電路用圖型之形成步驟係利用半沖壓方法形 成使則述―電路電氣分離之分離槽之步驟。 2 8 ·如申請專利範圖楚 ^ 22項之電路裝置之製造方法,豆 經濟部中央標準局員工福利委員會印制衣 ’固定前述電路元件之步驟包括固定複數個電路元件 之步驟。 A如申:專利範圍第22項之電路裝置之製造方法,其 中刚述導電路用圖型之形成步驟係形成深度為2〇微 米至1 〇〇微米之分離槽之步驟。 30·如申明專利範圍第22項之電路裝置之製造方法,其 、、丨述準備‘電性板之步驟包括以熱間壓延法對以銅 _狀體進行壓延處理之步驟。 本紙張尺度適用中國國Α4規袼---- A H3 31·如申請專利範圍第22項之電路裝置之製造方法,盆 中,前述準備導電性板之步驟包括以熱間壓延法f/以鐵 鎳作為主成分之板狀體進行壓延處理之步驟。 •如申請專利範圍第22項之電路裝置之製造方法,其 :,前述準備導電性板之步驟包括以熱間壓延法對以铭 為主成分之板狀體進行壓延處理之步驟。 33‘:申請專利範圍第22項之電路裝置之製造方法,盆 ^前述準備導電性板之㈣包括料錢表面成為平 34之方式使晶界成為隨意配置之板狀體之步驟。 •申請專利範圍第22項之電路裝置之製造方法,直 I:前述準備導電性板之步驟包括在前述導電路之電路 ^载面之至少—部分形成不同於前述導電路之金 蜀材料所成之導電被膜之步驟。 、’ 5‘如申請專利範圍帛33 ,之電路裝置之 %中,前述形成導電被膜之步驟包括链鎳步驟。其 其 .如申^專利範圍第33項之電路裝置之製造方法 中’前述形成導電被膜之步驟包括鐘金步驟。 經濟部中央標準局員工福利委員會印製 其 •如申請專利範圍第33項之電路袈置之製造方法 中’前述形成導電被膜之步驟包括鑛銀步驟。, 8·如申請專利範圍第22項之電路裝置之製 令’剛述固定電路元件之步驟包括在前述、、 半導體積體晶片之步驟。 ^路上搭载 3 9.如申請專利範m 2項之電路裝置之製 :’刖述固定電路元件之步驟包括在前述路: 晶片零件之步驟。 路上連接 本紙張尺度適⑵ 535462 40.如申請專利範圍第 由^_ 項之電路裝置之製造方法,A 中,珂述固定電路元件步 其 之步驟。 '驟包括以接合細線進行絲焊 41_如_請專利範圍第4〇 由^ 員之電路裝置之製造方法,复 中1述固定電路元件之步驟係以直接接合方式谁: 42.如申請專利範圍第 工進仃。 中,, 弟22項之電路裝置之製造方法,其 :’…成電路之步驟包 面 前述絕緣性樹脂之皆而春併L 、♦电峪之月面與 钱刻之步驟。 Λ貝冑成同一面之方式進行 I申:專利範圍第22項之電路装置之製造方法,1 别述形成電路之步Μ㈣ :絕緣性樹脂表面突出之方式進行㈣二, 44. :申I專利範圍第22項之電路裝置之製造方法,其 /I述:成電路之步驟包括以使前述絕緣性樹脂表面 則,¥電路之背面突出之方式進行钱刻之步驟。 45. 如申:青專利範圍第22項之電路裝置之製造方法其 經濟部中央標準局員工福利委員會印製 述形成電路之步驟包括以使前述絕緣性樹脂表面 比琢述導電路之背面突出之方式進行_之步驟,以及 在触到所形成之凹部形成用以與外部連接之 步驟。 46·如申請專利範圍第22項之電路裝置之製造方法,其 »匕括,戴斷前述絕緣性樹脂以分離為個別之電路 裝置之步驟。 47.— =半導體模组,包括:半導體裝置,由複數個導電路、 路電氣連接之第1電路元件二支撐前述第! 、又 ^^^i^TcNS) A4規格(210 X 297 公釐) '~〆 535462 H3 "L牛1、則述複數個導電路之絕緣性樹脂所構成,及 第2電路元件,將前述半導體裝置的背面作為安裝 面,與露出於半導體裝置背面的電極連接。 48.一種半導體模組,包括:半導體裝置,具有複數個導電 Γ與前料電料氣連接之第1電路元件,支撐前述 弟1電路元件與前述複數個導電路之絕緣性樹脂所構 成,及 奸電路元件,與路出於設在前述半導體裝置背面 的絕緣被膜之電極連接。 49·如申^專利範圍第47項或第❿員之半導體模組,其 中,前述第1電路元件以及/或者前述第2電路元件, 係從電晶體、二極體、積體電路IC ( Integrated Circuit) 晶片、晶片電組器、晶片電阻、晶片尺寸封裝csp(chip Sue Package)或球格陣列BGA (BaU㈣八叫)型 的半導體封裝方法中至少選擇其中一種。 · 經濟部中央標準局員工福利委員會印製 50.如申f專利範圍第47項或第48項之半導體模組其 中三則述半導體裝置係具有由複數個電路元件、配線、 電氣連接部分所構成的電極,將前述半導體裝置的背面 作為支撐機構,安裝前述第2電路元件,而構成電路或 系統。 51-種半導體模組之製造方法,準備具有:複數個導電 路’與前述導電路電氣連接之第U路元件,支撐前述 第1電路元件與前述複數個導電路之絕緣性樹脂的半 導體裝置,並且 -半導體裝置的背面作為安裝面,並且在露出 本紙張尺度顧中國國家標準(〇iS) A4規格(21())< 297公幻一----- 7 H3 於半‘體裝置背面的電極 52-種半導體模組之製造方法H2電路元件。 路,盥义 準備具有··複數個導# 路’與前料電路電氣連接 第1電路开杜ώ义 电路元件’支撐前述 導體裝置,並1 ^路之絕緣性樹脂的半 將絕緣被膜設在前述半導 於前述•邑緣被腺…广的背面’並在露出 53如申Μ 的電極上安Μ 2電路元件。 3·如申#專利範圍第 方法’盆中,前…:項之半導體模組之製造 路开杜 弟電路元件以及/或者前述第2電 路几件,係從電晶體、二極體 a μ ^ 4 ®儿日日片、晶片電容器、 :⑨、晶片尺寸封裳CSP或球格陣列bg 導體封裝方法中至少選擇其中_種。 的+ 54.如申請專利範圍第51 飞弟52項之+導體模組之製造 令’前述半導體裝置係具有由複數個第i電路 凡件、配線、電氣連接部分所構成的電極,將前述 體袭置的背面作為支撐機構,藉由安裝前述第2電路元 件’而構成電路或系統。 經濟部中央標準局員工福利委員會印製 55·:種基板模μ之製造方法,準備將複數個電路元件及前 述电路7G件電氣連接之配線藉由絕緣樹脂而内裝之基 板,並且 i 在露出於前述基板一方之面,與前述配線電氣連接 之安裝用電極上安裝前述電路元件與另一電路元件。 56 —種基板模組之製造方法,準備將複數個電路元 ’ X月u 述電路元件電氣連接之配線藉由絕緣樹脂而内裝之基 板,並且 本紙張尺度適用中國國豕標準(CNS ) A4規格(210 X 297公爱) R ?τ?056 535462
    將絕緣被膜設在前述基板一方之面上, 述絕緣被膜,盥义、+、給&斤广 出於則 趿膜與則述配線電氣連接之安裝用電極上 前述電路元件與另一電路元件。 装 如申明專利範圍第55項或第%項之基板模組之製造方 法,其中,前述電路元件以及/或者前述另—電路元件, 係從電晶體、二極體、IC晶片、晶片電容器、晶片電 阻、晶片尺寸封裝CSP或球格陣列BGA型的半導體封 裝方法中至少選擇其中一種。 58·如申請專利範圍第55項或第%項之基板模組之製造方 法其中,刖述基板係具有由複數個電路元件、配線、 =乱連接部分所構成的電極,將前述基板的一面作為支 撐機構’藉由安裝前述另—電路^件,而構成電路或系 統0
    經濟部中央標準局員工福利委員會印製 本紙張尺度適用中關家標準(CNS) A4規袼^“撕公髮)
TW090100830A 2000-01-31 2001-01-15 Electric circuit device and method for making the same TW535462B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000022646A JP3574025B2 (ja) 2000-01-31 2000-01-31 回路装置およびその製造方法
JP2000024047A JP3574026B2 (ja) 2000-02-01 2000-02-01 回路装置およびその製造方法
JP2000032417A JP3691328B2 (ja) 2000-02-09 2000-02-09 回路装置および回路モジュール
JP2000032454A JP2001223318A (ja) 2000-02-09 2000-02-09 回路装置およびその製造方法

Publications (1)

Publication Number Publication Date
TW535462B true TW535462B (en) 2003-06-01

Family

ID=27480977

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090100830A TW535462B (en) 2000-01-31 2001-01-15 Electric circuit device and method for making the same

Country Status (5)

Country Link
US (3) US6548328B1 (zh)
EP (1) EP1122778A3 (zh)
KR (2) KR100484696B1 (zh)
CN (1) CN1246901C (zh)
TW (1) TW535462B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7943506B2 (en) 2003-08-11 2011-05-17 Rohm Co., Ltd. Semiconductor device and production method therefor

Families Citing this family (101)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3643743B2 (ja) * 2000-01-28 2005-04-27 三洋電機株式会社 実装基板
JP3650008B2 (ja) * 2000-09-04 2005-05-18 三洋電機株式会社 Mosfetを用いた保護回路装置およびその製造方法
TW511422B (en) * 2000-10-02 2002-11-21 Sanyo Electric Co Method for manufacturing circuit device
US6712529B2 (en) * 2000-12-11 2004-03-30 Rohm Co., Ltd. Infrared data communication module and method of making the same
JP2002184934A (ja) * 2000-12-13 2002-06-28 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
JP3609737B2 (ja) * 2001-03-22 2005-01-12 三洋電機株式会社 回路装置の製造方法
US6608375B2 (en) 2001-04-06 2003-08-19 Oki Electric Industry Co., Ltd. Semiconductor apparatus with decoupling capacitor
JP4034073B2 (ja) * 2001-05-11 2008-01-16 株式会社ルネサステクノロジ 半導体装置の製造方法
DE10125697B4 (de) * 2001-05-25 2019-01-03 Infineon Technologies Ag Leistungshalbleitermodul und Verfahren zum Herstellen eines Leistungshalbleitermoduls
JP2002368176A (ja) * 2001-06-11 2002-12-20 Rohm Co Ltd 半導体電子部品のリードフレーム
KR20030019082A (ko) * 2001-08-27 2003-03-06 산요 덴키 가부시키가이샤 회로 장치의 제조 방법
JP4007798B2 (ja) * 2001-11-15 2007-11-14 三洋電機株式会社 板状体の製造方法およびそれを用いた回路装置の製造方法
US7190083B1 (en) * 2002-01-07 2007-03-13 Vixs Systems, Inc. High frequency integrated circuit using capacitive bonding
US20030178707A1 (en) * 2002-03-21 2003-09-25 Abbott Donald C. Preplated stamped small outline no-lead leadframes having etched profiles
US20040094826A1 (en) * 2002-09-20 2004-05-20 Yang Chin An Leadframe pakaging apparatus and packaging method thereof
US20050012225A1 (en) * 2002-11-15 2005-01-20 Choi Seung-Yong Wafer-level chip scale package and method for fabricating and using the same
JP2004207277A (ja) * 2002-12-20 2004-07-22 Sanyo Electric Co Ltd 回路装置およびその製造方法
JP2004214460A (ja) * 2003-01-06 2004-07-29 Sumitomo Electric Ind Ltd 半導体装置
US7489021B2 (en) * 2003-02-21 2009-02-10 Advanced Interconnect Technologies Limited Lead frame with included passive devices
JP4245370B2 (ja) * 2003-02-21 2009-03-25 大日本印刷株式会社 半導体装置の製造方法
US7635642B2 (en) 2003-02-27 2009-12-22 Infineon Technologies Ag Integrated circuit package and method for producing it
JP2005129900A (ja) * 2003-09-30 2005-05-19 Sanyo Electric Co Ltd 回路装置およびその製造方法
EP1522521B1 (en) * 2003-10-10 2015-12-09 Infineon Technologies AG Capacitive sensor
US7122406B1 (en) * 2004-01-02 2006-10-17 Gem Services, Inc. Semiconductor device package diepad having features formed by electroplating
US7145234B2 (en) * 2004-01-15 2006-12-05 Via Technologies, Inc. Circuit carrier and package structure thereof
US7426225B2 (en) * 2004-02-19 2008-09-16 Sumitomo Electric Industries, Ltd. Optical sub-assembly having a thermo-electric cooler and an optical transceiver using the optical sub-assembly
JP4446772B2 (ja) * 2004-03-24 2010-04-07 三洋電機株式会社 回路装置およびその製造方法
TWI227051B (en) * 2004-04-09 2005-01-21 Airoha Tech Corp Exposed pad module integrated a passive device therein
CN100361293C (zh) * 2004-04-28 2008-01-09 络达科技股份有限公司 内含无源元件的外露式有源元件基座模块
JP4353853B2 (ja) * 2004-05-20 2009-10-28 三洋電機株式会社 回路装置の製造方法および板状体
US6940183B1 (en) * 2004-06-04 2005-09-06 Lu-Chen Hwan Compound filled in lead IC packaging product
DE112005001681T5 (de) * 2004-07-15 2007-06-06 Dai Nippon Printing Co., Ltd. Halbleitervorrichtung, Substrat zum Herstellen einer Halbleitervorrichtung und Verfahren zum Herstellen derselben
CN100555608C (zh) * 2004-07-15 2009-10-28 大日本印刷株式会社 半导体装置与半导体装置制造用基板及它们的制造方法
US7413995B2 (en) * 2004-08-23 2008-08-19 Intel Corporation Etched interposer for integrated circuit devices
US7348661B2 (en) * 2004-09-24 2008-03-25 Intel Corporation Array capacitor apparatuses to filter input/output signal
US20060071351A1 (en) * 2004-09-28 2006-04-06 Texas Instruments Incorporated Mold compound interlocking feature to improve semiconductor package strength
US7049208B2 (en) 2004-10-11 2006-05-23 Intel Corporation Method of manufacturing of thin based substrate
US7358444B2 (en) * 2004-10-13 2008-04-15 Intel Corporation Folded substrate with interposer package for integrated circuit devices
KR101182301B1 (ko) * 2005-06-28 2012-09-20 엘지디스플레이 주식회사 Led가 실장된 인쇄회로기판
US7495330B2 (en) * 2005-06-30 2009-02-24 Intel Corporation Substrate connector for integrated circuit devices
DE102005041064B4 (de) * 2005-08-30 2023-01-19 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Oberflächenmontierbares optoelektronisches Bauelement und Verfahren zu dessen Herstellung
JP2007157940A (ja) * 2005-12-02 2007-06-21 Nichia Chem Ind Ltd 発光装置および発光装置の製造方法
JP5291864B2 (ja) * 2006-02-21 2013-09-18 ルネサスエレクトロニクス株式会社 Dc/dcコンバータ用半導体装置の製造方法およびdc/dcコンバータ用半導体装置
US7434310B2 (en) * 2006-06-05 2008-10-14 Motorola, Inc. Process to reform a plastic packaged integrated circuit die
US7537965B2 (en) * 2006-06-21 2009-05-26 Delphi Technologies, Inc. Manufacturing method for a leadless multi-chip electronic module
DE102006033023A1 (de) * 2006-07-17 2008-01-24 Robert Bosch Gmbh Halbleiteranordnung und entsprechendes Herstellungsverfahren
US9281218B2 (en) * 2006-08-30 2016-03-08 United Test And Assembly Center Ltd. Method of producing a semiconductor package
WO2008069260A1 (ja) * 2006-11-30 2008-06-12 Sanyo Electric Co., Ltd. 回路素子実装用の基板、これを用いた回路装置およびエアコンディショナ
US7777310B2 (en) * 2007-02-02 2010-08-17 Stats Chippac Ltd. Integrated circuit package system with integral inner lead and paddle
JP2008235401A (ja) * 2007-03-19 2008-10-02 Spansion Llc 半導体装置及びその製造方法
JP5601751B2 (ja) * 2007-04-26 2014-10-08 スパンション エルエルシー 半導体装置
US7663204B2 (en) * 2007-04-27 2010-02-16 Powertech Technology Inc. Substrate for multi-chip stacking, multi-chip stack package utilizing the substrate and its applications
US8115285B2 (en) * 2008-03-14 2012-02-14 Advanced Semiconductor Engineering, Inc. Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof
DE102008024704A1 (de) * 2008-04-17 2009-10-29 Osram Opto Semiconductors Gmbh Optoelektronisches Bauteil und Verfahren zur Herstellung eines optoelektronischen Bauteils
EP2133915A1 (de) * 2008-06-09 2009-12-16 Micronas GmbH Halbleiteranordnung mit besonders gestalteten Bondleitungen und Verfahren zum Herstellen einer solchen Anordnung
US7829984B2 (en) * 2008-06-25 2010-11-09 Stats Chippac Ltd. Integrated circuit package system stackable devices
US20100044850A1 (en) * 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
TWI372454B (en) * 2008-12-09 2012-09-11 Advanced Semiconductor Eng Quad flat non-leaded package and manufacturing method thereof
SG172749A1 (en) * 2009-03-06 2011-08-29 Kaixin Inc Leadless integrated circuit package having high density contacts
KR101753416B1 (ko) 2009-04-03 2017-07-19 카이씬, 인코포레이티드 Ic 패키지용 리드프레임 및 제조방법
US8124447B2 (en) * 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
US20100314728A1 (en) * 2009-06-16 2010-12-16 Tung Lok Li Ic package having an inductor etched into a leadframe thereof
US9362138B2 (en) 2009-09-02 2016-06-07 Kaixin, Inc. IC package and method for manufacturing the same
JP4747265B2 (ja) * 2009-11-12 2011-08-17 電気化学工業株式会社 発光素子搭載用基板およびその製造方法
US8749074B2 (en) * 2009-11-30 2014-06-10 Micron Technology, Inc. Package including an interposer having at least one topological feature
US20110163430A1 (en) * 2010-01-06 2011-07-07 Advanced Semiconductor Engineering, Inc. Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof
WO2011093504A1 (ja) * 2010-02-01 2011-08-04 古河電気工業株式会社 車載電気接続箱用メタルコア基板
JP5711472B2 (ja) * 2010-06-09 2015-04-30 新光電気工業株式会社 配線基板及びその製造方法並びに半導体装置
US8519525B2 (en) * 2010-07-29 2013-08-27 Alpha & Omega Semiconductor, Inc. Semiconductor encapsulation and method thereof
JP5242644B2 (ja) * 2010-08-31 2013-07-24 株式会社東芝 半導体記憶装置
JPWO2012036281A1 (ja) * 2010-09-17 2014-02-03 ローム株式会社 半導体発光装置、その製造方法、および表示装置
TWI419290B (zh) 2010-10-29 2013-12-11 Advanced Semiconductor Eng 四方扁平無引腳封裝及其製作方法
US8377750B2 (en) * 2010-12-14 2013-02-19 Stats Chippac Ltd. Integrated circuit packaging system with multiple row leads and method of manufacture thereof
JP2012146963A (ja) * 2010-12-20 2012-08-02 Shinko Electric Ind Co Ltd 半導体パッケージの製造方法及び半導体パッケージ
JP5582040B2 (ja) * 2011-01-12 2014-09-03 富士電機株式会社 半導体装置の製造方法、半導体装置およびイグナイタ装置
US8502363B2 (en) * 2011-07-06 2013-08-06 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with solder joint enhancement element and related methods
TWI508241B (zh) * 2011-10-20 2015-11-11 先進封裝技術私人有限公司 封裝基板、封裝基板製程、半導體元件之封裝結構及其製程
US8674487B2 (en) 2012-03-15 2014-03-18 Advanced Semiconductor Engineering, Inc. Semiconductor packages with lead extensions and related methods
US9653656B2 (en) 2012-03-16 2017-05-16 Advanced Semiconductor Engineering, Inc. LED packages and related methods
KR20140050387A (ko) * 2012-10-19 2014-04-29 삼성테크윈 주식회사 반도체 패키지용 리이드 프레임과, 이를 제조하는 방법
US9059379B2 (en) 2012-10-29 2015-06-16 Advanced Semiconductor Engineering, Inc. Light-emitting semiconductor packages and related methods
CN103794574B (zh) * 2012-10-31 2018-06-01 三垦电气株式会社 半导体装置及其制造方法
JP6171402B2 (ja) * 2013-03-01 2017-08-02 セイコーエプソン株式会社 モジュール、電子機器、および移動体
US9087777B2 (en) * 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
JP6352009B2 (ja) * 2013-04-16 2018-07-04 ローム株式会社 半導体装置
WO2015059915A1 (ja) * 2013-10-22 2015-04-30 凸版印刷株式会社 Icモジュール及びicカード、icモジュール基板
KR20150074649A (ko) * 2013-12-24 2015-07-02 삼성전기주식회사 반도체 패키지 및 그 제조 방법
JP2015144188A (ja) * 2014-01-31 2015-08-06 株式会社東芝 半導体装置及びその製造方法
GB2525585B (en) * 2014-03-20 2018-10-03 Micross Components Ltd Leadless chip carrier
CN104320925B (zh) * 2014-10-23 2018-01-19 安捷利(番禺)电子实业有限公司 一种新型埋入式电路板的制作方法
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods
JP6555927B2 (ja) * 2015-05-18 2019-08-07 大口マテリアル株式会社 半導体素子搭載用リードフレーム及び半導体装置の製造方法
CN105097571B (zh) * 2015-06-11 2018-05-01 合肥矽迈微电子科技有限公司 芯片封装方法及封装组件
KR102479946B1 (ko) * 2016-04-06 2022-12-22 해성디에스 주식회사 반도체 패키지 기판 및 그 제조방법
JP6777365B2 (ja) * 2016-12-09 2020-10-28 大口マテリアル株式会社 リードフレーム
JP2018098487A (ja) * 2016-12-14 2018-06-21 株式会社村田製作所 半導体モジュール
US11329030B2 (en) 2017-05-02 2022-05-10 Osram Opto Semiconductors Gmbh Production of a chip module
TWM555065U (zh) * 2017-09-05 2018-02-01 恆勁科技股份有限公司 電子封裝件及其封裝基板
US10439065B2 (en) 2017-10-11 2019-10-08 Texas Instruments Incorporated Inverted leads for packaged isolation devices
US10615105B2 (en) * 2017-10-20 2020-04-07 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
US11393774B2 (en) * 2019-08-21 2022-07-19 Stmicroelectronics, Inc. Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5151281A (zh) * 1974-10-31 1976-05-06 Tokyo Shibaura Electric Co
JPS59208756A (ja) * 1983-05-12 1984-11-27 Sony Corp 半導体装置のパツケ−ジの製造方法
KR920008509B1 (ko) * 1987-08-26 1992-09-30 마쯔시다덴기산교 가부시기가이샤 집적회로장치 및 그 제조방법
WO1990000813A1 (en) * 1988-07-08 1990-01-25 Oki Electric Industry Co., Ltd. Semiconductor device
JPH02240940A (ja) * 1989-03-15 1990-09-25 Matsushita Electric Ind Co Ltd 集積回路装置の製造方法
JP2781018B2 (ja) 1989-09-06 1998-07-30 新光電気工業株式会社 半導体装置およびその製造方法
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
JPH03240260A (ja) 1990-02-19 1991-10-25 Matsushita Electric Ind Co Ltd 集積回路装置の製造方法
US5216278A (en) * 1990-12-04 1993-06-01 Motorola, Inc. Semiconductor device having a pad array carrier package
JP2660879B2 (ja) * 1992-05-25 1997-10-08 マンネスマン・アクチエンゲゼルシャフト 半導体スイッチを有する電気機械
JPH06244355A (ja) * 1993-02-15 1994-09-02 Tetsuya Hojo リードフレームのピン保持固定部の形成方法、樹脂モールド時の樹脂漏れ防止部の形成方法、およびic等の放熱板固定部の形成方法
US5580466A (en) * 1993-04-14 1996-12-03 Hitachi Construction Machinery Co., Ltd. Metal plate processing method, lead frame processing method, lead frame, semiconductor device manufacturing method, and semiconductor device
JP3247384B2 (ja) * 1994-03-18 2002-01-15 日立化成工業株式会社 半導体パッケージの製造法及び半導体パッケージ
US5656550A (en) * 1994-08-24 1997-08-12 Fujitsu Limited Method of producing a semicondutor device having a lead portion with outer connecting terminal
JPH08115989A (ja) * 1994-08-24 1996-05-07 Fujitsu Ltd 半導体装置及びその製造方法
JP3269745B2 (ja) * 1995-01-17 2002-04-02 株式会社日立製作所 モジュール型半導体装置
WO2004100260A1 (ja) * 1995-05-19 2004-11-18 Kouta Noda 高密度多層プリント配線版、マルチチップキャリア及び半導体パッケージ
JP3304705B2 (ja) * 1995-09-19 2002-07-22 セイコーエプソン株式会社 チップキャリアの製造方法
JP3516789B2 (ja) * 1995-11-15 2004-04-05 三菱電機株式会社 半導体パワーモジュール
US6001671A (en) * 1996-04-18 1999-12-14 Tessera, Inc. Methods for manufacturing a semiconductor package having a sacrificial layer
JP3870301B2 (ja) * 1996-06-11 2007-01-17 ヤマハ株式会社 半導体装置の組立法、半導体装置及び半導体装置の連続組立システム
US5981314A (en) * 1996-10-31 1999-11-09 Amkor Technology, Inc. Near chip size integrated circuit package
US5994166A (en) * 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
JP3877401B2 (ja) * 1997-03-10 2007-02-07 三洋電機株式会社 半導体装置の製造方法
AU7082798A (en) * 1997-04-30 1998-11-24 Hitachi Chemical Company, Ltd. Board for mounting semiconductor element, method for manufacturing the same, andsemiconductor device
JP3521758B2 (ja) 1997-10-28 2004-04-19 セイコーエプソン株式会社 半導体装置の製造方法
JPH11195742A (ja) * 1998-01-05 1999-07-21 Matsushita Electron Corp 半導体装置及びその製造方法とそれに用いるリードフレーム
US6222739B1 (en) * 1998-01-20 2001-04-24 Viking Components High-density computer module with stacked parallel-plane packaging
JPH11233684A (ja) * 1998-02-17 1999-08-27 Seiko Epson Corp 半導体装置用基板、半導体装置及びその製造方法並びに電子機器
US6137164A (en) * 1998-03-16 2000-10-24 Texas Instruments Incorporated Thin stacked integrated circuit device
JP2000022044A (ja) * 1998-07-02 2000-01-21 Mitsubishi Electric Corp 半導体装置とその製造方法
US6831352B1 (en) * 1998-10-22 2004-12-14 Azimuth Industrial Company, Inc. Semiconductor package for high frequency performance
US6451627B1 (en) * 1999-09-07 2002-09-17 Motorola, Inc. Semiconductor device and process for manufacturing and packaging a semiconductor device
US6362525B1 (en) * 1999-11-09 2002-03-26 Cypress Semiconductor Corp. Circuit structure including a passive element formed within a grid array substrate and method for making the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7943506B2 (en) 2003-08-11 2011-05-17 Rohm Co., Ltd. Semiconductor device and production method therefor

Also Published As

Publication number Publication date
US20050056916A1 (en) 2005-03-17
KR20010078000A (ko) 2001-08-20
CN1246901C (zh) 2006-03-22
US20030151135A1 (en) 2003-08-14
US6548328B1 (en) 2003-04-15
KR100509136B1 (ko) 2005-08-22
KR100484696B1 (ko) 2005-04-22
EP1122778A3 (en) 2004-04-07
CN1343086A (zh) 2002-04-03
US7125798B2 (en) 2006-10-24
KR20040072574A (ko) 2004-08-18
EP1122778A2 (en) 2001-08-08

Similar Documents

Publication Publication Date Title
TW535462B (en) Electric circuit device and method for making the same
US6562660B1 (en) Method of manufacturing the circuit device and circuit device
TW533754B (en) Semiconductor device and semiconductor module
US7091606B2 (en) Circuit device and manufacturing method of circuit device and semiconductor module
TW486920B (en) Electric circuit device and method for making the same
TW200421960A (en) Semiconductor device, and the manufacturing method of the same
TW511401B (en) Method for manufacturing circuit device
JP3574026B2 (ja) 回路装置およびその製造方法
JP3561683B2 (ja) 回路装置の製造方法
JP2001257291A (ja) 回路装置
JP3609684B2 (ja) 半導体装置およびその製造方法
JP3691335B2 (ja) 回路装置の製造方法
JP3668090B2 (ja) 実装基板およびそれを用いた回路モジュール
JP3634709B2 (ja) 半導体モジュール
JP3510839B2 (ja) 半導体装置およびその製造方法
JP2004207278A (ja) 回路装置およびその製造方法
JP4663172B2 (ja) 半導体装置の製造方法
JP2005175509A (ja) 回路装置
JP4443190B2 (ja) 半導体装置の製造方法
JP3691328B2 (ja) 回路装置および回路モジュール
JP3639495B2 (ja) 回路装置の製造方法
JP2001274290A (ja) 回路装置
JP4748892B2 (ja) 回路装置の製造方法
JP2001250883A (ja) 回路装置の製造方法
TW432656B (en) Method for producing encapsulation structure of semiconductor chip

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees