US20050012225A1 - Wafer-level chip scale package and method for fabricating and using the same - Google Patents
Wafer-level chip scale package and method for fabricating and using the same Download PDFInfo
- Publication number
- US20050012225A1 US20050012225A1 US10/852,732 US85273204A US2005012225A1 US 20050012225 A1 US20050012225 A1 US 20050012225A1 US 85273204 A US85273204 A US 85273204A US 2005012225 A1 US2005012225 A1 US 2005012225A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- conductive
- chip
- package
- adhesive material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
- H01L2224/02313—Subtractive methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
- H01L2224/02319—Manufacturing methods of the redistribution layers by using a preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0233—Structure of the redistribution layers
- H01L2224/02333—Structure of the redistribution layers being a bump
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/038—Post-treatment of the bonding area
- H01L2224/0383—Reworking, e.g. shaping
- H01L2224/0384—Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05671—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29399—Coating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Definitions
- the invention generally relates to methods for fabricating integrated circuits (ICs) and semiconductor devices and the resulting structures. Specifically, the invention relates to semiconductor packages and methods for fabricating and using such packages. More particularly, the invention relates to wafer level chip scale packages and methods for fabricating and methods for using such packages.
- the semiconductor chips typically have conductive pads formed at the top surface of the silicon substrate containing the IC. Wire bonding is used to connect the conductive pads on the substrate to corresponding pads on a package substrate.
- the increasing complexity of the circuitry in the IC has required the conductive pads to be formed closer together. With the bond pads narrower, the length of the wire (in the wire bonding) needs to be longer and width narrower which unfortunately induces a greater amount of inductance and thereby reduces the speed of the circuitry.
- WLCSP wafer-level chip size packaging
- WLCSP In general, to fabricate WLCSP, a wafer is processed and then packaged by a photolithography process and a sputtering process. This method is easier than general packaging processes that use die bonding, wire bonding, and molding. Processes for WLCSP also have other advantages when compared to general packaging processes. First, it is possible to make solder bumps for all chips formed on a wafer at a single time. Second, a wafer-level test on the operation of each semiconductor chip is possible during WLSCP processes. For these—and other reasons—WLCSP can be fabricated at a lower cost than general packaging.
- FIGS. 1-3 illustrate several known wafer-level chip scale packages.
- chip pads 40 are formed of a metal such as aluminum on a silicon substrate 5 .
- a passivation layer 10 is formed to expose a portion of each of the chip pads 40 on the silicon substrate 5 while protecting the remainder of the silicon substrate 5 .
- a first insulating layer 15 is formed over the passivation layer 10 and then a re-distribution line (RDL) pattern 20 (which re-distributes electrical signals from the bond pad 40 to solder bump 35 ) is formed over portions of the first insulating layer 15 and the exposed chip pads 40 .
- a second insulating layer 25 is formed on portions of the RDL pattern 20 while leaving portions of the RDL pattern 20 exposed.
- RDL re-distribution line
- Under bump metals (UBM) 30 are formed between solder bumps 35 and the exposed portions of the RDL pattern 20 .
- the RDL pattern 20 contains inclined portions on the first insulating layer 15 near the chip pads 40 . In these areas, short circuits can occur and the pattern 20 can crack and deform in these areas due to stresses.
- package 50 contains an RDL pattern 54 that adheres to a solder connection 52 in a cylindrical band.
- Such a configuration has several disadvantages.
- Third, the solder connection 52 which is connected with a solder bump 58 formed on a chip pad 56 —is exposed to the outside of the package 50 , i.e., to air.
- the package 50 is completed only by carrying out many processing steps and, therefore, manufacturing costs are high.
- package 60 contains a RDL pattern 76 that is electrically connected with a chip pad 72 via a connection bump 74 .
- the RDL pattern 76 is, however, inclined on the connection bump 74 , causing cracks therein due to stresses as described above.
- the connection bump 74 is made by a plating process and is formed of aluminum, copper, silver, or an alloy thereof. Accordingly, the package 60 is not easy to manufacture.
- the trend of semiconductor packaging including WL-CSP is to use smaller, lighter and thinner form factors that enable the manufacture of smaller semiconductor devices.
- the use of smaller form factors in a WL-CSP packaging with small die and large I/O could result in manufacturing challenges.
- One of these challenges is the alignment of solder balls on a die 501 (i.e., small pitch) to the alignment of lands/pads on the printed circuit board 502 (i.e. large pitch) as illustrated in FIG. 31 .
- the invention provides a packaged semiconductor device (a wafer-level chip scale package) containing a conductive adhesive material as an electrical interconnect route between the semiconductor die and a patterned conductive substrate.
- the patterned conductive substrate acts not only as a substrate, but also as a redistribution layer that converts the dense pad layout of the die to a larger array configuration of the solder balls in the circuit board.
- Using the invention allows the formation of a lower priced chip scale package that also overcomes the restriction of the die size used in die-sized chip packages and the input-output pattern that can be required by the printed circuit board.
- the invention can provide a familiar pitch (i.e.,interface) to the printed circuit board for any small die.
- FIGS. 1-39 are views of one aspect of the devices and methods of making the devices according to the invention, in which:
- FIG. 1 is a cross-sectional view of a conventional wafer-level chip scale package
- FIG. 2 is a cross-sectional view of another conventional wafer-level chip scale package
- FIG. 3 is a cross-sectional view of another conventional wafer-level chip scale package
- FIG. 4 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention
- FIG. 5 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention
- FIG. 6 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention
- FIG. 7 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention.
- FIG. 8 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention.
- FIG. 9 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention.
- FIG. 10 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention.
- FIG. 11 is a cross-sectional view of a wafer-level chip scale package according to one aspect of the invention.
- FIGS. 12-15 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIG. 16 depicts another stage in a method of fabricating a wafer-level chip scale package in one aspect of the invention.
- FIG. 17 depicts a process for making a wafer-level chip scale package in another aspect of the invention.
- FIGS. 18-25 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIG. 26 depicts conductive particles that can be used in one aspect of the invention.
- FIG. 27 depicts a wafer-level chip scale package in one aspect of the invention.
- FIG. 28 shows stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIGS. 29-30 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIG. 31 illustrates a problem with conventional wafer-level chip scale packaging
- FIGS. 32-33 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIG. 34 illustrates a potion of a wafer-level chip scale package in one aspect of the invention
- FIGS. 35-36 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention
- FIG. 37 illustrates a potion of a wafer-level chip scale package in one aspect of the invention
- FIG. 38 illustrates a stage in a method of fabricating a wafer-level chip scale package in one aspect of the invention.
- FIG. 39 illustrates a wafer-level chip scale package in one aspect of the invention.
- FIGS. 1-39 presented in conjunction with this description are views of only particular—rather than complete—portions of the devices and methods of making the devices according to the invention. Together with the following description, the Figures demonstrate and explain the principles of the invention. In the Figures, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. The same reference numerals in different drawings represent the same element, and thus their descriptions will be omitted.
- FIGS. 4 through 10 illustrate one aspect of the invention for fabricating a wafer-level chip scale package containing a re-distributed line (RDL) pattern that is not inclined between the bottom of a solder bump and the top surface of a chip pad.
- a substrate (or chip) 100 is prepared on which a passivation layer 110 and a chip pad 115 are formed.
- the substrate 100 can be any known semiconductor substrate known in the art, including “compound” semiconductors and single crystal silicon.
- the passivation layer 110 can be made of any dielectric material known in the art, such as silicon nitride, silicon oxide, or SOG.
- the chip pad 115 is formed on the upper surface of substrate 100 .
- a portion of passivation layer in this area is removed by a conventional masking and etching process.
- the metal for the chip pad 115 is blanket deposited and the portions of the metal layer not needed for the bond pad are removed by etching or planarization.
- the chip pad 115 can be made of conductive material, such as metals and metal alloys. In one aspect of the invention, the chip pad comprises aluminum.
- a wire 120 is next attached to the chip pad 115 using a capillary 130 . As shown in FIG. 5 , the bottom of the wire 120 is bonded to the chip pad 115 . Then a coining process is performed to press the wire 120 under a predetermined pressure, thereby forming a coined stud bump 125 .
- the coined stud bump 125 can be formed with a simple structure and with a simple manufacturing process.
- a first insulating layer 135 is then deposited to cover the coined stud bump 125 and passivation layer 110 .
- the first insulating layer 135 is formed of a dielectric polymer material such as BCB, polyimide (PI), and epoxy molding compound (EMC).
- the first insulating layer 135 and the coined stud bump 125 are planarized using conventional processing. In the planarization process, a stud bump 125 ′ and a first insulating layer 135 ′ as formed.
- a chemical mechanical polishing (CMP) process is used to planarize the first insulating layer 135 and the stud bump 125 .
- CMP chemical mechanical polishing
- a re-distributed line (RDL) pattern 140 is formed on the stud bump 125 ′ and the first insulating layer 135 ′.
- the RDL pattern 140 electrically connects the stud bump 125 ′ and the solder bump that is formed during subsequent processing (as described below).
- the RDL pattern is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for the RDL pattern 140 .
- the RDL pattern 140 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti.
- the RDL comprises a composite layer of Cu, Al, Cr, and Cu, or a material selected from NiV and Ti.
- the RDL pattern 20 was formed of Al, NiV, Cu, NiV, and Cu that are sequentially deposited on the chip pad 40 .
- Such a configuration has poor adhesive characteristics and reliability, is not easy to fabricate, and high manufacturing costs.
- a second insulating layer 150 is then formed to cover the RDL pattern 140 . and the first insulating layer 135 ′. A portion of the second insulating layer 150 is removed—typically by masking and etching—to expose a portion of the RDL pattern 140 to which a solder bump is later attached. As shown in FIG. 10 , a solder bump 160 is then attached to the exposed portion of the RDL pattern 140 as known in the art.
- the stud bump comprises any conductive material such as metal and metal alloys. In one aspect of the invention, the stud bump comprises gold (Au) or copper (Cu).
- the wafer-level chip scale package 1000 is illustrated in FIG. 10 .
- the silicon substrate 100 contains an IC (not shown) and chip pad 115 which extends into the passivation layer 110 and is encircled by the passivation layer 110 . Electrical signals from the IC contained in substrate 100 are transmitted through chip pad 115 , through RDL pattern 140 , to solder bump 160 , and then to the outside of the packaged semiconductor device (i.e., to a circuit board).
- the first insulating layer 135 ′ encircles and covers the stud bump 125 ′. Since the top surface of the first insulating layer 135 ′ and stud bump 125 ′ are coplanar in this aspect of the invention, the RDL pattern 140 may be formed as a substantially planar layer without an inclined portion. Therefore, cracks in the RDL pattern 140 due to stresses are prevented.
- the RDL pattern 140 shown in FIG. 10 is illustrated as on only a portion of the upper surface of the stud bump 125 ′.
- the RDL pattern can be formed to cover the entire stud bump 125 ′, thus enhancing the electrical characteristics and reliability of the wafer-level chip scale package 1000 .
- the RDL pattern 20 of FIG. 1 contains an inclined portion in the conventional wafer-level chip scale package. Accordingly, it is extremely difficult to form a thick first insulating layer 15 in FIG. 1 . In this aspect of the invention, however, the first insulating layer 135 ′ in FIG. 10 is formed as thick layer.
- FIG. 11 illustrates another aspect of the invention where a wafer-level chip scale package has a two-layer RDL pattern.
- a wafer-level chip scale package 2000 contains: a substrate (or chip) 100 ; a passivation layer 110 ; chip pads 115 ; stud bumps 125 ′ that are formed on chip pads 115 and are encircled by a first insulating layer 135 ′; intermediate RDL pattern 210 that connects the stud bumps 125 ′ and intermediate stud bumps 220 ; an intermediate insulating layer 230 that insulates the intermediate RDL pattern 210 ; RDL pattern 140 that connects the intermediate stud bumps 220 and solder bumps 160 ; a second insulating layer 150 that insulates the RDL patterns 140 ; and solder bumps 160 that are attached to a portion of each of the RDL pattern 140 .
- FIG. 11 Components not described in FIG. 11 are the same as those components explained with reference to FIG. 10 .
- the same reference numerals in FIGS. 10 and 11 denote the same elements that have substantially the same functions and are formed of the same materials and in substantially the same manner.
- the structure, functions, materials, and effects of the intermediate stud bumps 220 , the intermediate RDL pattern 210 and the intermediate insulating layer 230 are substantially the same as those of the stud bump 125 , the RDL pattern 140 , and the second insulating layer 150 , respectively.
- the intermediate stud bumps 220 connect the intermediate RDL pattern 210 and the RDL pattern 140 .
- Each intermediate RDL pattern 210 is formed at the bottom of each intermediate stud bump 220 .
- the intermediate insulating layer 230 exposes a portion of the intermediate RDL pattern 210 so it can be connected with the intermediate stud bumps 220 .
- additional intermediate stud bumps, intermediate RDL patterns, and intermediate insulating layers may be formed to make three (or more) layer RDL pattern rather than the two layer RDL pattern illustrated in FIG. 11 .
- the wafer level chip scale package is manufactured in the manner depicted in FIGS. 12-17 so as to not contain a UBM between the chip pad the RDL pattern and to contain a single non-polymeric insulating layer.
- the bond pads are first redistributed (as depicted in more detail in FIGS. 12-15 ).
- the stud bumps are formed on the wafer (as depicted in more detail in FIG. 16 ).
- the solder balls are then attached to the stud bumps, either directly or by using solder paste, and the solder balls are re-flowed.
- the resulting packaged semiconductor device can then be mounted on a circuit board as known in the art.
- a substrate (or chip) 300 (substantially similar to substrate 100 ) containing IC 305 is obtained.
- a passivation layer 310 (substantially similar to passivation layer 110 ) is then formed on substrate 300 .
- a portion of the passivation layer is then removed and a chip pad 315 (substantially similar to chip pad 115 ) is formed in that exposed portion.
- the methods used for these processes are substantially similar to those described above.
- a re-distributed (RDL) pattern 340 is formed on directly on the chip pad 315 and the passivation layer 310 .
- the RDL pattern 340 electrically connects the chip pad 315 and the solder bump 365 that is formed during subsequent processing (as described below).
- the RDL pattern 340 is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for the RDL pattern 340 .
- the RDL pattern 340 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti.
- the RDL pattern comprises Al.
- an insulating layer 350 is formed to cover the RDL pattern 340 .
- the material for the insulating layer is blanket deposited on the RDL pattern 340 .
- a masking and etching process is then used to remove a portion of this insulating material in the area of region 375 (where stud bumps 365 will later be formed).
- the material for the insulating layer 350 does not comprise a polymer material like BCB, PI, and EMC. As described above, such materials are often used in conventional WLCSP. To form such layers, however, the structure containing the material is subjected to a high temperature heating process. This heating is necessary to cure the polymer material. Unfortunately, such a high temperature heating process damages the structure underlying the polymeric material including the IC 305 in substrate 300 .
- the insulating layer 350 is not made of polymeric materials. Rather, the insulating layer 350 is made of dielectric non-polymeric materials. Examples of such non-polymeric dielectric materials include silicon nitride, silicon oxide, and silicon oxynitride. Such materials can be deposited by any known method in the art.
- a single layer is used as the redistribution layer.
- a UBM and a metal layer are used to redistribute the electrical signal from the chip pad 115 to the stud bump 160 .
- the cost of the manufacturing the UBM can be eliminated.
- this aspect of the invention uses only a single conductive layer as the RDL pattern in the WLSCP.
- the stud bumps are then formed on the exposed portion of the RDL pattern 340 (in the area 375 ).
- the stud bumps 365 A can be formed by electroplating the material for the stud bumps and with a cladding as known in the art.
- the material for the study bumps is Cu and the cladding is a Ni/Au alloy.
- the stud bumps 365 B can be formed by a wire bonding process.
- a coated wire 380 is attached to the RDL pattern 340 using a capillary 385 .
- the bottom of the wire 380 is first bonded to the metal of the RDL pattern 340 .
- a coining process is performed to press the wire 380 under a predetermined pressure to form a coined stud bump 365 B.
- the coined stud bump 365 B can be formed with a simple structure and with a simple manufacturing process.
- the material for the wire comprises Cu and the coating comprises Pd.
- solder balls are then attached to the stud bumps, either directly or by using solder paste, and the solder balls are re-flowed. Both of these processes are performed using conventional processing that is known in the art.
- the wafer level chip scale package is manufactured in the manner depicted in FIGS. 18-30 . Using this process eliminates the steps of dispensing the solder and reflowing the solder bumps, and optionally eliminates the use of a redistribution trace.
- an adhesive film or paste is used between the chip and the substrate.
- a substrate (or chip) 400 (substantially similar to substrate 100 ) containing IC 405 is provided.
- a passivation layer 410 (substantially similar to passivation layer 110 ) is then formed on chip 400 .
- a portion of the passivation layer is then removed and a chip pad 415 (substantially similar to chip pad 115 ) is formed in that exposed portion.
- the methods used for these processes are substantially similar to those described above.
- a re-distributed (RDL) pattern 440 is optionally formed on directly on the chip pad 415 and the passivation layer 410 .
- the semiconductor package can be made with or without the RDL pattern 440 depending on whether re-distribution is necessary.
- the RDL pattern 440 electrically connects the chip pad 415 and the solder bump 465 that is formed during subsequent processing (as described below).
- the RDL pattern 440 is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for the RDL pattern 440 .
- the RDL pattern 440 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti.
- the RDL pattern comprises Al.
- an insulating layer 450 is formed to cover the RDL pattern 440 as shown in FIG. 20 .
- the material for the insulating layer is blanket deposited on the RDL pattern 440 .
- a masking and etching process is then used to remove a portion of this insulating material in the area of region 475 (where stud bump 465 will later be formed).
- the material for the insulating layer 450 does not comprise a polymer material like BCB, PI, and EMC. As described above, such materials are often used in conventional WLCSP. To form such layers, however, the structure containing the material is subjected to a high temperature heating process. This heating is necessary to cure the polymer material. Unfortunately, such a high temperature heating process damages the structure underlying the polymeric material including the IC 405 in substrate 400 .
- the insulating layer 450 is not made of polymeric materials. Rather, the insulating layer 450 is made of dielectric non-polymeric materials. Examples of such non-polymeric dielectric materials include silicon nitride, silicon oxide, and silicon oxynitride.
- studs (or stud bumps) 465 are formed on the structures depicted in FIG. 19 (without a redistribution layer) and FIG. 20 (with a redistribution layer). As depicted in FIGS. 21 and 22 , the studs 465 are respectively formed on the chip pad 415 and the exposed of the RDL pattern 440 (in the area 475 ).
- the stud bumps 465 can be formed by electroplating the material for the stud bumps with a cladding as known in the art. In one aspect of the invention, the material for the stud bumps is Cu and the cladding is Pd. Alternatively, the stud bumps 465 can be formed by a wire bonding process as described above.
- an adhesive layer 458 containing conductive particles 459 is applied to the structures of FIGS. 21 and 22 .
- the adhesive layer 458 as described herein, attaches the chip 400 and the substrate 101 while serving as a limited conductor. Any material functioning in this manner can be used as the adhesive layer 458 , including an adhesive material with conductive particles therein.
- the adhesive layer 458 comprises an ACF (anisotropic conductive film), an ACP (anisotropic conductive paste) or ICP (isotropic conductive paste).
- the adhesive layer 458 can be applied using any known mechanism in the art. For example, when ACP is used as the adhesive, the layer 458 can be applied by stencil printing. As another example, when ACF is used as the adhesive, the layer 458 can be applied by a film attach process.
- the conductive particles 459 can be any known in the art that can be used with the material of the adhesive. Examples of conductive particles that can be used in adhesive layer 458 are illustrated in FIG. 26 .
- Conductive particle 459 a comprises a polymer particle with a metal layer surrounded by an insulating layer.
- Conductive particle 459 b comprises a metal particle surrounded by an insulating layer. The insulating layers in the conductive particles are broken—thereby creating a conductive path—when there is contact between the stud bumps and the substrate (as described below).
- substrate 101 with bond pads 201 (also called electrode pads) is provided.
- the bond pad 201 is that portion through which the substrate 101 is attached to the chip 400 containing studs 465 .
- the bond pads 201 can be provided on the substrate 101 as known in the art. In one aspect of the invention, the bond pads are provided by a conventional deposition and etching process.
- the substrate 101 can be made of any suitable material.
- a suitable material for the substrate is high glass-transition materials like bis-malesimide triazine (BT) epoxy.
- any know flip chip procedure is used to attach the chip 400 and the substrate 101 .
- chip 400 containing studs 465 is flipped and placed on the substrate 101 containing the adhesive 458 .
- the adhesive layer 458 could be placed on the chip 400 and the substrate 101 flipped and placed on the chip 400 .
- the adhesive layer can be formed on both the chip 400 and the substrate 100 before they are attached.
- the bond pads 201 and the studs 465 should be substantially aligned as known in the art.
- pressure is applied while the adhesive material is pre-cured, thereby preliminarily connecting chip 400 and substrate 101 .
- the pressure in this process need only be enough to keep the chip 400 and substrate 101 together while the adhesive layer 458 is pre-cured.
- the pressure that is applied generally can range from about 2 to about 3 Kgf/cm 2 generally for about 0.2 to about 5 seconds.
- the adhesive material is then finally cured by any mechanism in the art, which will depend on the material used. Generally, light and/or heat can be applied to cure the adhesive layer 458 . In one aspect of the invention, the adhesive is cured by heating for a sufficient time (greater than about 20 seconds) and at a sufficient temperature (in the range of about 180 degrees Celsius) to finish the curing process.
- the adhesive layer 458 contains conductive particles 459 that will become positioned at intervals inside the adhesive layer 458 . Thus, as illustrated in FIG. 27 , when the chip 400 and the substrate 101 are attached, at least one conductive particle becomes located between the stud bumps 465 and the bond pads 201 . Because the bulk of the adhesive layer 458 is not a conductive material, the only conduction between the chip 400 and the substrate 101 is through the conductive particles located between the stud bumps 465 and the bond pads 201 .
- the resulting structure is as depicted in FIG. 27 .
- this structure is encapsulated through any procedure known in the art.
- the encapsulation is carried out, as illustrated in FIG. 28 , by first applying a support film 501 to the backside of the substrate 201 .
- the support film is a polyimide (PI) film.
- the molding compound 502 is applied by any known means, e.g., by transfer molding using an epoxy molding compound, by an applied liquid molding compound in a strip form, or by an array molding.
- the support film 501 is removed using any known process in the art.
- the non-singulated semiconductor packages may be electrically tested. Parametric testing is performed while the semiconductor packages are in the form of a strip. After electrical testing, the molded molding material in the semiconductor packages may be laser marked. After laser marking, the semiconductor packages in the array of semiconductor package are singulated using any suitable process, such as by sawing and scribing.
- FIGS. 18-28 depicts the use of chip pad 415 in the WLCSP.
- the chip pad 415 can be eliminated.
- the chip pad is typically used to protect the chip (IC 405 ) during subsequent processing. Such a function can also be accomplished by the adhesive layer 458 .
- the chip pad 415 can be eliminated as depicted in FIGS. 29-30 .
- the semiconductor packages have the following advantages.
- Known semiconductor packages made using by a flip chip method with an ACF were prone to fail for two reasons.
- these failure mechanisms are reduced or eliminated by encapsulation.
- the encapsulation reduces moisture attacks and oxidation of the conductive particles.
- the encapsulation also provides compressive residual stress on the ACF and reduces creep at high temperatures/times.
- a second advantage is that the adhesive material (ACF and ACP) does not contain substantial amounts of lead and are, therefore, more environmentally friendly than solder.
- a third advantage is that the semiconductor packages of the invention offer higher resolution capability than those currently using solder paste because of the smaller particle size.
- a fourth advantage is that the semiconductor packages of the invention are cured at much lower temperatures than those required for soldering, thus reducing thermal stress and is better for thermally sensitive components and the substrate.
- a final advantage is that less process steps are needed as compared to soldering process, e.g., the flux and flux cleaning processes are not needed.
- the wafer level chip scale package is manufactured in the manner depicted in FIGS. 32-39 .
- a conductive substrate 515 (also referred to as “substrate” or “substrate 515 ”) is provided.
- conductive substrate 515 serves as a substrate for the adhesive layer as described below and comprises a material that is later used to form conductive signal traces as described below, as well as a substrate.
- the substrate 515 can be formed using any material that serves these functions.
- the substrate 515 is formed from a conductive material like metallic foil or metallic alloy foil, such as Cu or Al.
- the substrate 515 comprises Cu foil.
- the Cu foil is a Cu foil with a weight sufficient for handling and stability and that is able to carry a reasonable amount of current.
- the CU foil can be about 0.5 to about 2 oz.
- the Cu foil is a 2 oz foil.
- the handling and stability of the Cu foil can be increased by using a polymeric adhesive such as a B-stage polymer on the back side of the Cu foil.
- the substrate could comprise a plurality of metallic foil layers.
- the conductive substrate 515 can have any thickness consistent with its functions described above. Generally, the thickness of the substrate can range from about 70 to about 300 micrometers. In one aspect of the invention, such as when Cu foil is used, the thickness of the substrate 515 is about 70 micrometers.
- an adhesive layer 510 containing conductive particles 559 is applied to the conductive substrate 515 .
- the adhesive layer 510 attaches the substrate 515 to the die 500 (as described below) while also serving as a limited conductor. Any material functioning in this manner can be used as the adhesive layer 510 , including an adhesive material with conductive particles therein, as well as those materials described above for adhesive layer 458 .
- the adhesive material can have the form of a liquid (such as a paste like an ACP or ICP) or a solid (such as a film like ACF). Both the liquid form and the solid form of the adhesive material contain substantially the same composition (in terms of conductive particles, resin, hardener, etc .
- both the liquid form and solid form of the adhesive material can be used in the invention.
- the adhesive layer 510 can be applied using any known mechanism in the art. For example, when ACP is used as the adhesive, the layer 510 can be applied by stencil printing. As another example, when ACF is used as the adhesive, the layer 510 can be applied by a film attach process.
- the conductive particles 459 can be any known in the art that can be used with the material of the adhesive. Examples of conductive particles that can be used in adhesive layer 510 are illustrated in FIG. 26 .
- Conductive particle 459 a comprises a polymer particle with a metal layer surrounded by an insulating layer.
- Conductive particle 459 b comprises a metal particle surrounded by an insulating layer. The insulating layers in the conductive particles are broken—thereby creating a conductive path—when there is contact between the stud bumps and the substrate (as described above).
- the conductive particles comprise about 1 to about 40 wt % of the adhesive material. In one aspect of the invention, the conductive particles comprise about 4 to about 20 wt % of the adhesive material.
- the insulation resistance of the adhesive layer 510 can be adjusted from about 10 8 cm ⁇ (for particles containing about 20% Au with a pitch of less than 30) to about 10 15 cm ⁇ or more (for particles containing about 4% Ni).
- the adhesive layer 510 can have any thickness consistent with its functions described above. Generally, the thickness of the adhesive layer 510 can range from about 5 to about 200 micrometers. In one aspect of the invention, such as when ACF made of epoxy or an acryl based material containing conductive filler is used, the thickness of the adhesive layer 510 can range from about 25 to about 50 micrometers. The adhesive layer should match the height of the bumps on the die.
- a die 500 is then provided.
- Die (or chip) 500 can be any conventional die as known in the art.
- An optional passivation layer (substantially similar to passivation layer 110 ) can then be formed on die. When used, a portion of the passivation layer is then removed in the area of integrated circuit 508 and a chip pad 512 is formed in that exposed portion. The methods used for these processes are substantially similar to those described above.
- studs (or stud bumps) 505 are formed. As depicted in FIG. 32 , the studs 505 are respectively formed on the chip pad 512 .
- the studs 505 can be formed by electroplating the material for the studs with a cladding as known in the art. In one aspect of the invention, the material for the stud bumps is Cu and the cladding is Pd. Alternatively, the studs 505 can be formed by a wire bonding process as described above.
- any know flip chip procedure is used to attach the die 500 (containing studs 505 ) and the conductive substrate 515 with the adhesive layer 510 thereon.
- die 500 containing studs 505 is flipped and placed on the substrate 515 containing the adhesive layer 510 .
- the adhesive layer 510 could be placed on the die 500 containing the studs 505 and the substrate 515 flipped and placed thereon.
- the adhesive layer 510 can be formed on both the die 500 and the substrate 515 before they are attached.
- pressure is applied while the adhesive material is pre-cured, thereby preliminarily connecting die 500 and substrate 515 .
- the pressure in this process need only be enough to keep these two components together while the adhesive layer 510 is pre-cured.
- the pressure that is applied generally can range from about 2 to about 3 Kgf/cm 2 and generally is applied for about 0.2 to about 5 seconds.
- the adhesive material is then finally cured by any mechanism in the art, which will depend on the material used. Generally, light and/or heat can be applied to cure the adhesive layer 510 . In one aspect of the invention, the adhesive is cured by heating for a sufficient time (greater than about 20 seconds) and at a sufficient temperature (in the range of about 180 degrees Celsius) to finish the curing process.
- the adhesive layer 510 contains conductive particles 459 that will become positioned at intervals inside the adhesive layer 458 .
- the die 500 and the substrate 515 are attached, at least one conductive particle becomes located between the studs 505 and the substrate 515 . Because the bulk of the adhesive layer 510 is not a conductive material, substantially the only conduction between the die 500 and the substrate 515 is through the conductive particles.
- the resulting structure is as depicted in FIG. 33 .
- this structure is encapsulated through any procedure known in the art.
- the encapsulation is carried out, as illustrated in FIG. 35 , by any overmolding process known in the art. See, for example, the process described in U.S. Pat. No. 6,537,853, the disclosure of which is incorporated herein by reference.
- the overmolding process includes those molding processes described above.
- the substrate 515 is then etched to form the electrical signal traces. Any etching process known in the art can be used to etch the substrate 515 to form the signal traces 511 .
- the etching is performed by conventional process which comprise of photoresist coating, developing, etching and stripping.
- the etching process is performed so the patterned substrate acts a redistribution layer that converts the dense pad layout formed on the die 500 to a larger pitch lay out needed for the circuit board. As shown in FIG. 37 , the patterned substrate redistributes the electrical signal from the die pad locations 505 to the locations 525 where the solder balls will be located and used for mounting on a circuit board.
- the traces 516 comprising the patterned substrate are then plated. This plating process places a conductive layer over the traces to protect the patterned substrate from oxidation. Any conductive material that serves this purpose can be used in the invention, such as Au, Ni, Pd, and combinations or alloys thereof. In one aspect of the invention, a Ni/Pd alloy is used as the material for the plating.
- solder resist layer 530 is optionally formed on the resulting structure. Because the adhesive layer 510 could have a high moisture absorption, the solder resist 530 layer can protect the adhesive layer 510 from moisture and the outside impact could be printed on the patterned substrate 515 to exclude the region for solder ball attach. If desired, the solder balls 535 can then be attached through any process known in the art, as well as those described above.
- the non-singulated semiconductor packages may be electrically tested. Parametric testing is performed while the semiconductor packages are in the form of a strip. After electrical testing, the molded molding material in the semiconductor packages may be laser marked. After laser marking, the semiconductor packages in the array of semiconductor package are singulated as shown in FIG. 39 using any suitable process, such as by sawing and scribing.
- the semiconductor packages have the following advantages.
- the decrease in the size of the package is quite substantial. For example, die sizes of 1.9 mm ⁇ 2.5 mm typically require a package with a size of about 4 mm ⁇ 4 mm. Using the invention, the same die size would only require package size of about 3 mm ⁇ 2.5 mm or less.
Abstract
A packaged semiconductor device (a wafer-level chip scale package) containing a conductive adhesive material as an electrical interconnect route between the semiconductor die and a patterned conductive substrate is described. The patterned conductive substrate acts not only as a substrate, but also as a redistribution layer that converts the dense pad layout of the die to a larger array configuration of the solder balls in the circuit board. Using the invention allows the formation of a lower priced chip scale package that also overcomes the restriction of the die size used in die-sized chip packages and the input-output pattern that can be required by the printed circuit board. Thus, the invention can provide a familiar pitch (i.e.,interface) to the printed circuit board for any small die.
Description
- This application is a continuation-in-part of U.S. patent application Ser. No. 10/731,453, which is a continuation-in-part of U.S. patent application Ser. No. 10/618,113, which is a continuation-in-part of U.S. patent application Ser. No. 10/295,281, which claims priority of Korean Patent Application No. KR 01-71043, the entire disclosures of which are incorporated herein by reference.
- The invention generally relates to methods for fabricating integrated circuits (ICs) and semiconductor devices and the resulting structures. Specifically, the invention relates to semiconductor packages and methods for fabricating and using such packages. More particularly, the invention relates to wafer level chip scale packages and methods for fabricating and methods for using such packages.
- Recent advancements in the electronics industry, especially with personal computers (PC), mobile phones, and personal data assistants (PDA), have triggered a need for light, compact, and multi-functional power systems that can process large amounts of data quickly. These advancements have also triggered a reduction in the size of semiconductor chips and the packaging used for theses chips.
- The semiconductor chips typically have conductive pads formed at the top surface of the silicon substrate containing the IC. Wire bonding is used to connect the conductive pads on the substrate to corresponding pads on a package substrate. The increasing complexity of the circuitry in the IC has required the conductive pads to be formed closer together. With the bond pads narrower, the length of the wire (in the wire bonding) needs to be longer and width narrower which unfortunately induces a greater amount of inductance and thereby reduces the speed of the circuitry.
- One type of packaging that has been recently used is wafer-level chip size packaging (WLCSP). See, for example, U.S. Pat. Nos. 6187615 and 6287893, the disclosures of which are incorporated herein by reference.
- In general, to fabricate WLCSP, a wafer is processed and then packaged by a photolithography process and a sputtering process. This method is easier than general packaging processes that use die bonding, wire bonding, and molding. Processes for WLCSP also have other advantages when compared to general packaging processes. First, it is possible to make solder bumps for all chips formed on a wafer at a single time. Second, a wafer-level test on the operation of each semiconductor chip is possible during WLSCP processes. For these—and other reasons—WLCSP can be fabricated at a lower cost than general packaging.
-
FIGS. 1-3 illustrate several known wafer-level chip scale packages. As shown inFIG. 1 ,chip pads 40 are formed of a metal such as aluminum on asilicon substrate 5. A passivation layer 10 is formed to expose a portion of each of thechip pads 40 on thesilicon substrate 5 while protecting the remainder of thesilicon substrate 5. A first insulatinglayer 15 is formed over the passivation layer 10 and then a re-distribution line (RDL) pattern 20 (which re-distributes electrical signals from thebond pad 40 to solder bump 35) is formed over portions of the first insulatinglayer 15 and the exposedchip pads 40. A second insulatinglayer 25 is formed on portions of the RDL pattern 20 while leaving portions of the RDL pattern 20 exposed. Under bump metals (UBM) 30 are formed betweensolder bumps 35 and the exposed portions of the RDL pattern 20. The RDL pattern 20 contains inclined portions on the first insulatinglayer 15 near thechip pads 40. In these areas, short circuits can occur and the pattern 20 can crack and deform in these areas due to stresses. - As depicted in
FIG. 2 ,package 50 contains anRDL pattern 54 that adheres to asolder connection 52 in a cylindrical band. Such a configuration has several disadvantages. First, the contact area between theRDL pattern 54 and thesolder connection 52 is minimal, thereby deteriorating the electrical characteristics between them. Second, short circuits may occur due to the stresses in the contact surface between theRDL pattern 54 and thesolder connection 52. Third, thesolder connection 52—which is connected with asolder bump 58 formed on achip pad 56—is exposed to the outside of thepackage 50, i.e., to air. Thus, there is a higher possibility that moisture penetrates into thesolder connection 52 and decreases the reliability of thesolder connection 52. Fourth, thepackage 50 is completed only by carrying out many processing steps and, therefore, manufacturing costs are high. - As shown in
FIG. 3 , package 60 contains aRDL pattern 76 that is electrically connected with achip pad 72 via aconnection bump 74. TheRDL pattern 76 is, however, inclined on theconnection bump 74, causing cracks therein due to stresses as described above. As well, theconnection bump 74 is made by a plating process and is formed of aluminum, copper, silver, or an alloy thereof. Accordingly, the package 60 is not easy to manufacture. - Other problems exist with conventional WLSCP. Often, such packaging uses UMB (i.e.,
layer 30 inFIG. 1 ) and two insulating layers (i.e.,layers FIG. 1 ) that are made of polymeric materials such as polyimide and benzocyclobutene (BCB). Such structures are complicated to manufacture and very expensive because of materials and equipment used. As well, the coefficient of thermal expansion (CTE) between the various layers can induce thermal stresses into the ICs and damage the ICs during high temperature curing of these polymeric materials. - As well, conventional packaging methods have used a conductive film or paste in flip chip packaging. See, for example, U.S. Pat. Nos. 5,9494,142, 6,509,634, and 6,518,097, the disclosures of which are incorporated herein by reference. Generally, these methods used a gold bump on a silicon die and then bonded it to a substrate (usually ceramic) using the conductive film or paste using ultrasonic bonding. Such methods, however, suffer from a high cost and poor reliability.
- Further, the trend of semiconductor packaging including WL-CSP is to use smaller, lighter and thinner form factors that enable the manufacture of smaller semiconductor devices. The use of smaller form factors in a WL-CSP packaging with small die and large I/O, however, could result in manufacturing challenges. One of these challenges is the alignment of solder balls on a die 501 (i.e., small pitch) to the alignment of lands/pads on the printed circuit board 502 (i.e. large pitch) as illustrated in
FIG. 31 . - The invention provides a packaged semiconductor device (a wafer-level chip scale package) containing a conductive adhesive material as an electrical interconnect route between the semiconductor die and a patterned conductive substrate. The patterned conductive substrate acts not only as a substrate, but also as a redistribution layer that converts the dense pad layout of the die to a larger array configuration of the solder balls in the circuit board. Using the invention allows the formation of a lower priced chip scale package that also overcomes the restriction of the die size used in die-sized chip packages and the input-output pattern that can be required by the printed circuit board. Thus, the invention can provide a familiar pitch (i.e.,interface) to the printed circuit board for any small die.
-
FIGS. 1-39 are views of one aspect of the devices and methods of making the devices according to the invention, in which: -
FIG. 1 is a cross-sectional view of a conventional wafer-level chip scale package; -
FIG. 2 is a cross-sectional view of another conventional wafer-level chip scale package; -
FIG. 3 is a cross-sectional view of another conventional wafer-level chip scale package; -
FIG. 4 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 5 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 6 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 7 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 8 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 9 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 10 is a cross-sectional view showing a stage in a method of fabricating a wafer-level chip scale package according to an aspect of the invention; -
FIG. 11 is a cross-sectional view of a wafer-level chip scale package according to one aspect of the invention; -
FIGS. 12-15 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 16 depicts another stage in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 17 depicts a process for making a wafer-level chip scale package in another aspect of the invention; -
FIGS. 18-25 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 26 depicts conductive particles that can be used in one aspect of the invention; -
FIG. 27 depicts a wafer-level chip scale package in one aspect of the invention; -
FIG. 28 shows stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIGS. 29-30 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 31 illustrates a problem with conventional wafer-level chip scale packaging; -
FIGS. 32-33 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 34 illustrates a potion of a wafer-level chip scale package in one aspect of the invention; -
FIGS. 35-36 illustrate stages in a method of fabricating a wafer-level chip scale package in one aspect of the invention; -
FIG. 37 illustrates a potion of a wafer-level chip scale package in one aspect of the invention; -
FIG. 38 illustrates a stage in a method of fabricating a wafer-level chip scale package in one aspect of the invention; and -
FIG. 39 illustrates a wafer-level chip scale package in one aspect of the invention. -
FIGS. 1-39 presented in conjunction with this description are views of only particular—rather than complete—portions of the devices and methods of making the devices according to the invention. Together with the following description, the Figures demonstrate and explain the principles of the invention. In the Figures, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. The same reference numerals in different drawings represent the same element, and thus their descriptions will be omitted. - The invention now will be described more fully with reference to the accompanying drawings, in which one aspect of the invention is shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the aspects set forth herein. Rather, these aspects are provided so that this disclosure will be thorough and complete and will fully convey the concept of the invention to those skilled in the art. Although the invention is described with respect to IC chips, the invention could be used for other devices where packaging is needed, i.e., silicon MEMS devices, LCD displays, optoelectonics, and the like.
-
FIGS. 4 through 10 illustrate one aspect of the invention for fabricating a wafer-level chip scale package containing a re-distributed line (RDL) pattern that is not inclined between the bottom of a solder bump and the top surface of a chip pad. Referring toFIG. 4 , a substrate (or chip) 100 is prepared on which apassivation layer 110 and achip pad 115 are formed. Thesubstrate 100 can be any known semiconductor substrate known in the art, including “compound” semiconductors and single crystal silicon. Thepassivation layer 110 can be made of any dielectric material known in the art, such as silicon nitride, silicon oxide, or SOG. - Then, the
chip pad 115 is formed on the upper surface ofsubstrate 100. First, a portion of passivation layer in this area is removed by a conventional masking and etching process. Then, the metal for thechip pad 115 is blanket deposited and the portions of the metal layer not needed for the bond pad are removed by etching or planarization. Thechip pad 115 can be made of conductive material, such as metals and metal alloys. In one aspect of the invention, the chip pad comprises aluminum. - A
wire 120 is next attached to thechip pad 115 using acapillary 130. As shown inFIG. 5 , the bottom of thewire 120 is bonded to thechip pad 115. Then a coining process is performed to press thewire 120 under a predetermined pressure, thereby forming a coinedstud bump 125. By using the capillary 130, the coinedstud bump 125 can be formed with a simple structure and with a simple manufacturing process. - As depicted in
FIG. 6 , a first insulatinglayer 135 is then deposited to cover the coinedstud bump 125 andpassivation layer 110. In this aspect of the invention, the first insulatinglayer 135 is formed of a dielectric polymer material such as BCB, polyimide (PI), and epoxy molding compound (EMC). As illustrated inFIG. 7 , the first insulatinglayer 135 and the coinedstud bump 125 are planarized using conventional processing. In the planarization process, astud bump 125′ and a first insulatinglayer 135′ as formed. In one aspect of the invention, a chemical mechanical polishing (CMP) process is used to planarize the first insulatinglayer 135 and thestud bump 125. - As shown in
FIG. 8 , a re-distributed line (RDL)pattern 140 is formed on thestud bump 125′ and the first insulatinglayer 135′. TheRDL pattern 140 electrically connects thestud bump 125′ and the solder bump that is formed during subsequent processing (as described below). The RDL pattern is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for theRDL pattern 140. TheRDL pattern 140 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti. In one aspect of the invention, the RDL comprises a composite layer of Cu, Al, Cr, and Cu, or a material selected from NiV and Ti. In conventional wafer-level chip scale package as shown inFIG. 1 , the RDL pattern 20 was formed of Al, NiV, Cu, NiV, and Cu that are sequentially deposited on thechip pad 40. Such a configuration has poor adhesive characteristics and reliability, is not easy to fabricate, and high manufacturing costs. - As depicted in
FIG. 9 , a second insulatinglayer 150 is then formed to cover theRDL pattern 140. and the first insulatinglayer 135′. A portion of the second insulatinglayer 150 is removed—typically by masking and etching—to expose a portion of theRDL pattern 140 to which a solder bump is later attached. As shown inFIG. 10 , asolder bump 160 is then attached to the exposed portion of theRDL pattern 140 as known in the art. The stud bump comprises any conductive material such as metal and metal alloys. In one aspect of the invention, the stud bump comprises gold (Au) or copper (Cu). - The wafer-level
chip scale package 1000 is illustrated inFIG. 10 . Thesilicon substrate 100 contains an IC (not shown) andchip pad 115 which extends into thepassivation layer 110 and is encircled by thepassivation layer 110. Electrical signals from the IC contained insubstrate 100 are transmitted throughchip pad 115, throughRDL pattern 140, tosolder bump 160, and then to the outside of the packaged semiconductor device (i.e., to a circuit board). - In the device of
FIG. 10 , the first insulatinglayer 135′ encircles and covers thestud bump 125′. Since the top surface of the first insulatinglayer 135′ andstud bump 125′ are coplanar in this aspect of the invention, theRDL pattern 140 may be formed as a substantially planar layer without an inclined portion. Therefore, cracks in theRDL pattern 140 due to stresses are prevented. - The
RDL pattern 140 shown inFIG. 10 is illustrated as on only a portion of the upper surface of thestud bump 125′. In another aspect of the invention, the RDL pattern can be formed to cover theentire stud bump 125′, thus enhancing the electrical characteristics and reliability of the wafer-levelchip scale package 1000. - The RDL pattern 20 of
FIG. 1 contains an inclined portion in the conventional wafer-level chip scale package. Accordingly, it is extremely difficult to form a thick first insulatinglayer 15 inFIG. 1 . In this aspect of the invention, however, the first insulatinglayer 135′ inFIG. 10 is formed as thick layer. -
FIG. 11 illustrates another aspect of the invention where a wafer-level chip scale package has a two-layer RDL pattern. A wafer-levelchip scale package 2000 contains: a substrate (or chip) 100; apassivation layer 110;chip pads 115; stud bumps 125′ that are formed onchip pads 115 and are encircled by a first insulatinglayer 135′;intermediate RDL pattern 210 that connects the stud bumps 125′ and intermediate stud bumps 220; an intermediate insulatinglayer 230 that insulates theintermediate RDL pattern 210;RDL pattern 140 that connects the intermediate stud bumps 220 andsolder bumps 160; a second insulatinglayer 150 that insulates theRDL patterns 140; andsolder bumps 160 that are attached to a portion of each of theRDL pattern 140. - Components not described in
FIG. 11 are the same as those components explained with reference toFIG. 10 . The same reference numerals inFIGS. 10 and 11 denote the same elements that have substantially the same functions and are formed of the same materials and in substantially the same manner. The structure, functions, materials, and effects of the intermediate stud bumps 220, theintermediate RDL pattern 210 and the intermediate insulatinglayer 230 are substantially the same as those of thestud bump 125, theRDL pattern 140, and the second insulatinglayer 150, respectively. The intermediate stud bumps 220 connect theintermediate RDL pattern 210 and theRDL pattern 140. Eachintermediate RDL pattern 210 is formed at the bottom of eachintermediate stud bump 220. The intermediateinsulating layer 230 exposes a portion of theintermediate RDL pattern 210 so it can be connected with the intermediate stud bumps 220. - In another aspect of the invention, additional intermediate stud bumps, intermediate RDL patterns, and intermediate insulating layers may be formed to make three (or more) layer RDL pattern rather than the two layer RDL pattern illustrated in
FIG. 11 . - In the aspects of the invention described above, it is possible to reduce or prevent an inclined portion of a RDL pattern in the art between a solder bump and a chip pad. Such a configuration suppresses cracks in the RDL pattern, even where an underlying insulating layer has a large thickness. Further, a stud bump can be easily and inexpensively formed using a capillary.
- In another aspect of the invention, the wafer level chip scale package is manufactured in the manner depicted in
FIGS. 12-17 so as to not contain a UBM between the chip pad the RDL pattern and to contain a single non-polymeric insulating layer. In this aspect of the invention, and as depicted inFIG. 17 , the bond pads are first redistributed (as depicted in more detail inFIGS. 12-15 ). Then, the stud bumps are formed on the wafer (as depicted in more detail inFIG. 16 ). The solder balls are then attached to the stud bumps, either directly or by using solder paste, and the solder balls are re-flowed. The resulting packaged semiconductor device can then be mounted on a circuit board as known in the art. - In this aspect of the invention, and as illustrated in
FIGS. 12-13 , a substrate (or chip) 300 (substantially similar to substrate 100) containingIC 305 is obtained. A passivation layer 310 (substantially similar to passivation layer 110) is then formed onsubstrate 300. A portion of the passivation layer is then removed and a chip pad 315 (substantially similar to chip pad 115) is formed in that exposed portion. The methods used for these processes are substantially similar to those described above. - Next, as depicted in
FIG. 14 , a re-distributed (RDL)pattern 340 is formed on directly on thechip pad 315 and thepassivation layer 310. TheRDL pattern 340 electrically connects thechip pad 315 and the solder bump 365 that is formed during subsequent processing (as described below). TheRDL pattern 340 is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for theRDL pattern 340. TheRDL pattern 340 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti. In one aspect of the invention, the RDL pattern comprises Al. - Next, as shown in
FIG. 15 , an insulatinglayer 350 is formed to cover theRDL pattern 340. In this aspect of the invention, the material for the insulating layer is blanket deposited on theRDL pattern 340. A masking and etching process is then used to remove a portion of this insulating material in the area of region 375 (where stud bumps 365 will later be formed). - The material for the insulating
layer 350 does not comprise a polymer material like BCB, PI, and EMC. As described above, such materials are often used in conventional WLCSP. To form such layers, however, the structure containing the material is subjected to a high temperature heating process. This heating is necessary to cure the polymer material. Unfortunately, such a high temperature heating process damages the structure underlying the polymeric material including theIC 305 insubstrate 300. - In this aspect of the invention, the insulating
layer 350 is not made of polymeric materials. Rather, the insulatinglayer 350 is made of dielectric non-polymeric materials. Examples of such non-polymeric dielectric materials include silicon nitride, silicon oxide, and silicon oxynitride. Such materials can be deposited by any known method in the art. - In this aspect of the invention, only a single layer is used as the redistribution layer. In the aspect of the invention shown in
FIGS. 4-10 , a UBM and a metal layer are used to redistribute the electrical signal from thechip pad 115 to thestud bump 160. By using only a metal layer in this aspect of the invention, the cost of the manufacturing the UBM can be eliminated. Thus, this aspect of the invention uses only a single conductive layer as the RDL pattern in the WLSCP. - As depicted in
FIG. 16 , the stud bumps are then formed on the exposed portion of the RDL pattern 340 (in the area 375). The stud bumps 365A can be formed by electroplating the material for the stud bumps and with a cladding as known in the art. In this aspect of the invention, the material for the study bumps is Cu and the cladding is a Ni/Au alloy. - Alternatively, the stud bumps 365B can be formed by a wire bonding process. In this aspect of the invention, a
coated wire 380 is attached to theRDL pattern 340 using acapillary 385. As shown inFIG. 16 , the bottom of thewire 380 is first bonded to the metal of theRDL pattern 340. Then a coining process is performed to press thewire 380 under a predetermined pressure to form a coinedstud bump 365B. By using the capillary, the coinedstud bump 365B can be formed with a simple structure and with a simple manufacturing process. In one aspect of the invention, the material for the wire comprises Cu and the coating comprises Pd. - Finally, as shown in
FIG. 17 , the solder balls are then attached to the stud bumps, either directly or by using solder paste, and the solder balls are re-flowed. Both of these processes are performed using conventional processing that is known in the art. - In yet another aspect of the invention, the wafer level chip scale package is manufactured in the manner depicted in
FIGS. 18-30 . Using this process eliminates the steps of dispensing the solder and reflowing the solder bumps, and optionally eliminates the use of a redistribution trace. In this aspect of the invention, an adhesive film or paste is used between the chip and the substrate. - In this aspect of the invention, and as illustrated in
FIGS. 18-19 , a substrate (or chip) 400 (substantially similar to substrate 100) containingIC 405 is provided. A passivation layer 410 (substantially similar to passivation layer 110) is then formed onchip 400. A portion of the passivation layer is then removed and a chip pad 415 (substantially similar to chip pad 115) is formed in that exposed portion. The methods used for these processes are substantially similar to those described above. - Next, as depicted in
FIG. 20 , a re-distributed (RDL)pattern 440 is optionally formed on directly on thechip pad 415 and thepassivation layer 410. The semiconductor package can be made with or without theRDL pattern 440 depending on whether re-distribution is necessary. When used, theRDL pattern 440 electrically connects thechip pad 415 and thesolder bump 465 that is formed during subsequent processing (as described below). TheRDL pattern 440 is formed by blanket depositing a metal layer and then removing—typically by masking and etching—the portions of the metal layer not needed for theRDL pattern 440. TheRDL pattern 440 can contain any electrically conductive material, such as metals and metal alloys. Examples of such metal and metal alloys include Cu, Al, Cr, NiV, and Ti. In one aspect of the invention, the RDL pattern comprises Al. - Next, when the
RDL pattern 440 is used, an insulatinglayer 450 is formed to cover theRDL pattern 440 as shown inFIG. 20 . In this aspect of the invention, the material for the insulating layer is blanket deposited on theRDL pattern 440. A masking and etching process is then used to remove a portion of this insulating material in the area of region 475 (wherestud bump 465 will later be formed). - The material for the insulating
layer 450 does not comprise a polymer material like BCB, PI, and EMC. As described above, such materials are often used in conventional WLCSP. To form such layers, however, the structure containing the material is subjected to a high temperature heating process. This heating is necessary to cure the polymer material. Unfortunately, such a high temperature heating process damages the structure underlying the polymeric material including theIC 405 insubstrate 400. - In this aspect of the invention, the insulating
layer 450 is not made of polymeric materials. Rather, the insulatinglayer 450 is made of dielectric non-polymeric materials. Examples of such non-polymeric dielectric materials include silicon nitride, silicon oxide, and silicon oxynitride. - Then studs (or stud bumps) 465 are formed on the structures depicted in
FIG. 19 (without a redistribution layer) andFIG. 20 (with a redistribution layer). As depicted inFIGS. 21 and 22 , thestuds 465 are respectively formed on thechip pad 415 and the exposed of the RDL pattern 440 (in the area 475). The stud bumps 465 can be formed by electroplating the material for the stud bumps with a cladding as known in the art. In one aspect of the invention, the material for the stud bumps is Cu and the cladding is Pd. Alternatively, the stud bumps 465 can be formed by a wire bonding process as described above. - Next, as shown in
FIGS. 23 and 24 , anadhesive layer 458 containingconductive particles 459 is applied to the structures ofFIGS. 21 and 22 . Theadhesive layer 458, as described herein, attaches thechip 400 and thesubstrate 101 while serving as a limited conductor. Any material functioning in this manner can be used as theadhesive layer 458, including an adhesive material with conductive particles therein. In one aspect of the invention, theadhesive layer 458 comprises an ACF (anisotropic conductive film), an ACP (anisotropic conductive paste) or ICP (isotropic conductive paste). - The
adhesive layer 458 can be applied using any known mechanism in the art. For example, when ACP is used as the adhesive, thelayer 458 can be applied by stencil printing. As another example, when ACF is used as the adhesive, thelayer 458 can be applied by a film attach process. - The
conductive particles 459 can be any known in the art that can be used with the material of the adhesive. Examples of conductive particles that can be used inadhesive layer 458 are illustrated inFIG. 26 .Conductive particle 459 a comprises a polymer particle with a metal layer surrounded by an insulating layer.Conductive particle 459 b comprises a metal particle surrounded by an insulating layer. The insulating layers in the conductive particles are broken—thereby creating a conductive path—when there is contact between the stud bumps and the substrate (as described below). - Next,
substrate 101 with bond pads 201 (also called electrode pads) is provided. Thebond pad 201 is that portion through which thesubstrate 101 is attached to thechip 400 containingstuds 465. Thebond pads 201 can be provided on thesubstrate 101 as known in the art. In one aspect of the invention, the bond pads are provided by a conventional deposition and etching process. Thesubstrate 101 can be made of any suitable material. One example of a suitable material for the substrate is high glass-transition materials like bis-malesimide triazine (BT) epoxy. - Next, any know flip chip procedure is used to attach the
chip 400 and thesubstrate 101. In one aspect of the invention,chip 400 containingstuds 465 is flipped and placed on thesubstrate 101 containing the adhesive 458. Alternatively, as depicted inFIG. 25 , theadhesive layer 458 could be placed on thechip 400 and thesubstrate 101 flipped and placed on thechip 400. In yet another aspect of the invention, the adhesive layer can be formed on both thechip 400 and thesubstrate 100 before they are attached. When contacting thesubstrate 101 and thechip 400, thebond pads 201 and thestuds 465 should be substantially aligned as known in the art. - Next, pressure is applied while the adhesive material is pre-cured, thereby preliminarily connecting
chip 400 andsubstrate 101. The pressure in this process need only be enough to keep thechip 400 andsubstrate 101 together while theadhesive layer 458 is pre-cured. The pressure that is applied generally can range from about 2 to about 3 Kgf/cm2 generally for about 0.2 to about 5 seconds. - The adhesive material is then finally cured by any mechanism in the art, which will depend on the material used. Generally, light and/or heat can be applied to cure the
adhesive layer 458. In one aspect of the invention, the adhesive is cured by heating for a sufficient time (greater than about 20 seconds) and at a sufficient temperature (in the range of about 180 degrees Celsius) to finish the curing process. - The
adhesive layer 458 containsconductive particles 459 that will become positioned at intervals inside theadhesive layer 458. Thus, as illustrated inFIG. 27 , when thechip 400 and thesubstrate 101 are attached, at least one conductive particle becomes located between the stud bumps 465 and thebond pads 201. Because the bulk of theadhesive layer 458 is not a conductive material, the only conduction between thechip 400 and thesubstrate 101 is through the conductive particles located between the stud bumps 465 and thebond pads 201. - After the chip and the substrate have been attached to each other, the resulting structure is as depicted in
FIG. 27 . Then, this structure is encapsulated through any procedure known in the art. In one aspect of the invention, the encapsulation is carried out, as illustrated inFIG. 28 , by first applying asupport film 501 to the backside of thesubstrate 201. In one aspect of the invention, the support film is a polyimide (PI) film. Next, themolding compound 502 is applied by any known means, e.g., by transfer molding using an epoxy molding compound, by an applied liquid molding compound in a strip form, or by an array molding. After the molding compound is applied, thesupport film 501 is removed using any known process in the art. - After the molding process, the non-singulated semiconductor packages may be electrically tested. Parametric testing is performed while the semiconductor packages are in the form of a strip. After electrical testing, the molded molding material in the semiconductor packages may be laser marked. After laser marking, the semiconductor packages in the array of semiconductor package are singulated using any suitable process, such as by sawing and scribing.
-
FIGS. 18-28 depicts the use ofchip pad 415 in the WLCSP. In one aspect of the invention, thechip pad 415 can be eliminated. The chip pad is typically used to protect the chip (IC 405) during subsequent processing. Such a function can also be accomplished by theadhesive layer 458. Thus, in this aspect of the invention, thechip pad 415 can be eliminated as depicted inFIGS. 29-30 . - In this aspect of the invention, the semiconductor packages have the following advantages. First, the semiconductor packages are more reliable. Known semiconductor packages made using by a flip chip method with an ACF were prone to fail for two reasons. First, formation of non-conductive film on either the contact area or on the conductive particles. Second, there was a loss of mechanical contact between the conductive elements due to either loss of adherence or relaxation of the compressive force. In the invention, these failure mechanisms are reduced or eliminated by encapsulation. The encapsulation reduces moisture attacks and oxidation of the conductive particles. The encapsulation also provides compressive residual stress on the ACF and reduces creep at high temperatures/times.
- A second advantage is that the adhesive material (ACF and ACP) does not contain substantial amounts of lead and are, therefore, more environmentally friendly than solder. A third advantage is that the semiconductor packages of the invention offer higher resolution capability than those currently using solder paste because of the smaller particle size. A fourth advantage is that the semiconductor packages of the invention are cured at much lower temperatures than those required for soldering, thus reducing thermal stress and is better for thermally sensitive components and the substrate. A final advantage is that less process steps are needed as compared to soldering process, e.g., the flux and flux cleaning processes are not needed.
- In yet another aspect of the invention, the wafer level chip scale package is manufactured in the manner depicted in
FIGS. 32-39 . In this aspect of the invention, and as illustrated inFIGS. 32 , a conductive substrate 515 (also referred to as “substrate” or “substrate 515”) is provided. In this aspect of the invention,conductive substrate 515 serves as a substrate for the adhesive layer as described below and comprises a material that is later used to form conductive signal traces as described below, as well as a substrate. Thus, thesubstrate 515 can be formed using any material that serves these functions. In one aspect of the invention, thesubstrate 515 is formed from a conductive material like metallic foil or metallic alloy foil, such as Cu or Al. In one aspect of the invention, thesubstrate 515 comprises Cu foil. In another aspect of the invention, the Cu foil is a Cu foil with a weight sufficient for handling and stability and that is able to carry a reasonable amount of current. Generally, the CU foil can be about 0.5 to about 2 oz. In one aspect of the invention, the Cu foil is a 2 oz foil. Optionally, the handling and stability of the Cu foil can be increased by using a polymeric adhesive such as a B-stage polymer on the back side of the Cu foil. In another aspect of the invention, the substrate could comprise a plurality of metallic foil layers. - The
conductive substrate 515 can have any thickness consistent with its functions described above. Generally, the thickness of the substrate can range from about 70 to about 300 micrometers. In one aspect of the invention, such as when Cu foil is used, the thickness of thesubstrate 515 is about 70 micrometers. - As shown in
FIG. 32 , anadhesive layer 510 containing conductive particles 559 is applied to theconductive substrate 515. Theadhesive layer 510, as described herein, attaches thesubstrate 515 to the die 500 (as described below) while also serving as a limited conductor. Any material functioning in this manner can be used as theadhesive layer 510, including an adhesive material with conductive particles therein, as well as those materials described above foradhesive layer 458. In one aspect of the invention, the adhesive material can have the form of a liquid (such as a paste like an ACP or ICP) or a solid (such as a film like ACF). Both the liquid form and the solid form of the adhesive material contain substantially the same composition (in terms of conductive particles, resin, hardener, etc . . . ), but have differing amounts of diluent (i.e., low amounts of diluent for the solid and higher amounts for the liquid). Since the diluent evaporates during subsequent processing, both the liquid form and solid form of the adhesive material can be used in the invention. - The
adhesive layer 510 can be applied using any known mechanism in the art. For example, when ACP is used as the adhesive, thelayer 510 can be applied by stencil printing. As another example, when ACF is used as the adhesive, thelayer 510 can be applied by a film attach process. - The
conductive particles 459 can be any known in the art that can be used with the material of the adhesive. Examples of conductive particles that can be used inadhesive layer 510 are illustrated inFIG. 26 .Conductive particle 459 a comprises a polymer particle with a metal layer surrounded by an insulating layer.Conductive particle 459 b comprises a metal particle surrounded by an insulating layer. The insulating layers in the conductive particles are broken—thereby creating a conductive path—when there is contact between the stud bumps and the substrate (as described above). Generally, the conductive particles comprise about 1 to about 40 wt % of the adhesive material. In one aspect of the invention, the conductive particles comprise about 4 to about 20 wt % of the adhesive material. - The content, size, and specie of conductive particle—and therefore the amount of conductivity in the
adhesive layer 510—can be designed for the specific type of device that is desired. Thus, the insulation resistance of theadhesive layer 510 can be adjusted from about 108 cmΩ (for particles containing about 20% Au with a pitch of less than 30) to about 1015 cmΩ or more (for particles containing about 4% Ni). - The
adhesive layer 510 can have any thickness consistent with its functions described above. Generally, the thickness of theadhesive layer 510 can range from about 5 to about 200 micrometers. In one aspect of the invention, such as when ACF made of epoxy or an acryl based material containing conductive filler is used, the thickness of theadhesive layer 510 can range from about 25 to about 50 micrometers. The adhesive layer should match the height of the bumps on the die. - As shown in
FIG. 32 , adie 500 is then provided. Die (or chip) 500 can be any conventional die as known in the art. An optional passivation layer (substantially similar to passivation layer 110) can then be formed on die. When used, a portion of the passivation layer is then removed in the area ofintegrated circuit 508 and achip pad 512 is formed in that exposed portion. The methods used for these processes are substantially similar to those described above. - Then studs (or stud bumps) 505 are formed. As depicted in
FIG. 32 , thestuds 505 are respectively formed on thechip pad 512. Thestuds 505 can be formed by electroplating the material for the studs with a cladding as known in the art. In one aspect of the invention, the material for the stud bumps is Cu and the cladding is Pd. Alternatively, thestuds 505 can be formed by a wire bonding process as described above. - Next, any know flip chip procedure is used to attach the die 500 (containing studs 505) and the
conductive substrate 515 with theadhesive layer 510 thereon. In one aspect of the invention, die 500 containingstuds 505 is flipped and placed on thesubstrate 515 containing theadhesive layer 510. Alternatively, as described above, theadhesive layer 510 could be placed on thedie 500 containing thestuds 505 and thesubstrate 515 flipped and placed thereon. In yet another aspect of the invention, theadhesive layer 510 can be formed on both thedie 500 and thesubstrate 515 before they are attached. - Next, pressure is applied while the adhesive material is pre-cured, thereby preliminarily connecting die 500 and
substrate 515. The pressure in this process need only be enough to keep these two components together while theadhesive layer 510 is pre-cured. The pressure that is applied generally can range from about 2 to about 3 Kgf/cm2 and generally is applied for about 0.2 to about 5 seconds. - The adhesive material is then finally cured by any mechanism in the art, which will depend on the material used. Generally, light and/or heat can be applied to cure the
adhesive layer 510. In one aspect of the invention, the adhesive is cured by heating for a sufficient time (greater than about 20 seconds) and at a sufficient temperature (in the range of about 180 degrees Celsius) to finish the curing process. - After this thermo-compression bonding process, the
die 500 andsubstrate 515 are connected both electrically and mechanically as shown inFIG. 33 . Theadhesive layer 510 containsconductive particles 459 that will become positioned at intervals inside theadhesive layer 458. Thus, as illustrated inFIG. 34 , when thedie 500 and thesubstrate 515 are attached, at least one conductive particle becomes located between thestuds 505 and thesubstrate 515. Because the bulk of theadhesive layer 510 is not a conductive material, substantially the only conduction between the die 500 and thesubstrate 515 is through the conductive particles. - After the die and the substrate have been attached to each other, the resulting structure is as depicted in
FIG. 33 . Then this structure is encapsulated through any procedure known in the art. In one aspect of the invention, the encapsulation is carried out, as illustrated inFIG. 35 , by any overmolding process known in the art. See, for example, the process described in U.S. Pat. No. 6,537,853, the disclosure of which is incorporated herein by reference. In one aspect of the invention, the overmolding process includes those molding processes described above. - After the molding process that forms
encapsulation 517, thesubstrate 515 is then etched to form the electrical signal traces. Any etching process known in the art can be used to etch thesubstrate 515 to form the signal traces 511. In one aspect of the invention, the etching is performed by conventional process which comprise of photoresist coating, developing, etching and stripping. In another aspect of the invention, the etching process is performed so the patterned substrate acts a redistribution layer that converts the dense pad layout formed on thedie 500 to a larger pitch lay out needed for the circuit board. As shown inFIG. 37 , the patterned substrate redistributes the electrical signal from thedie pad locations 505 to thelocations 525 where the solder balls will be located and used for mounting on a circuit board. - In one aspect of the invention, the
traces 516 comprising the patterned substrate are then plated. This plating process places a conductive layer over the traces to protect the patterned substrate from oxidation. Any conductive material that serves this purpose can be used in the invention, such as Au, Ni, Pd, and combinations or alloys thereof. In one aspect of the invention, a Ni/Pd alloy is used as the material for the plating. - Next, a solder resist layer 530 is optionally formed on the resulting structure. Because the
adhesive layer 510 could have a high moisture absorption, the solder resist 530 layer can protect theadhesive layer 510 from moisture and the outside impact could be printed on the patternedsubstrate 515 to exclude the region for solder ball attach. If desired, thesolder balls 535 can then be attached through any process known in the art, as well as those described above. - Next, the non-singulated semiconductor packages may be electrically tested. Parametric testing is performed while the semiconductor packages are in the form of a strip. After electrical testing, the molded molding material in the semiconductor packages may be laser marked. After laser marking, the semiconductor packages in the array of semiconductor package are singulated as shown in
FIG. 39 using any suitable process, such as by sawing and scribing. - In this aspect of the invention, the semiconductor packages have the following advantages. First, the semiconductor packages are formed using a simple process. Second, the conductive substrate attached to the die also serves as a redistribution layer. Third, the same die can be used both in wire bonding packages and in flip chip bonding packaging without any modification. Fourth, the cost for production (especially for assembly) is much lower than the cost for conventional WLCSP. Finally, the decrease in the size of the package is quite substantial. For example, die sizes of 1.9 mm×2.5 mm typically require a package with a size of about 4 mm×4 mm. Using the invention, the same die size would only require package size of about 3 mm×2.5 mm or less.
- Having described these aspects of the invention, it is understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof.
Claims (32)
1. A wafer-level chip scale package, comprising:
a chip containing a stud bump;
a conductive substrate; and
an adhesive material containing conductive particles located between the chip and the substrate.
2. The package of claim 1 , wherein a conductive particle is located between the stud bump and the substrate.
3. The package of claim 1 , wherein the conductive particles comprise metal with an insulating layer.
4. The package of claim 1 , wherein the adhesive material comprises an anisotropic conductive film, an anisotropic conductive paste, or an isotropic conductive paste.
5. The package of claim 1 , wherein the chip contains an integrated circuit in communication with a chip pad.
6. The package of claim 1 , wherein the conductive substrate has been patterned.
7. The package of claim 6 , wherein the patterned conductive substrate serves as a redistribution layer.
8. The package of claim 1 , wherein the conductive substrate comprises copper.
9. The package of claim 8 , wherein the conductive substrate comprises copper foil.
10. The package of claim 1 , wherein the stud bump comprises Cu.
11. A wafer-level chip scale package, comprising:
a chip containing a stud bump;
a conductive substrate; and
an adhesive material containing conductive particles located between the chip and the substrate with at least one conductive particle located between the stud bump and the bond pad.
12. The package of claim 11 , wherein the adhesive material comprises an anisotropic conductive film, an anisotropic conductive paste, or an isotropic conductive paste.
13. The package of claim 11 , wherein the conductive substrate has been patterned and the patterned conductive substrate serves as a redistribution layer.
14. The package of claim 11 , wherein the conductive substrate comprises copper foil.
15. A packaged semiconductor device, comprising:
a chip containing a stud bump;
a patterned conductive substrate; and
an adhesive material containing conductive particles located between the chip and the substrate with at least one conductive particle located between the stud bump and the bond pad.
16. The device of claim 15 , wherein the adhesive material comprises an anisotropic conductive film, an anisotropic conductive paste, or an isotropic conductive paste.
17. The device of claim 15 , wherein the conductive substrate comprises copper foil.
18. The package of claim 15 , wherein the patterned conductive substrate serves as a redistribution layer.
19. An electronic apparatus containing a packaged semiconductor device, the device comprising:
a chip containing a stud bump;
a conductive substrate; and
an adhesive material containing conductive particles located between the chip and the substrate.
20. A method for making wafer-level chip scale package, comprising:
providing a chip containing a stud bump;
providing a conductive substrate; and
attaching the chip to the substrate using an adhesive material containing conductive particles.
21. The method of claim 20 , wherein the adhesive material comprises an anisotropic conductive film, an anisotropic conductive paste, or an isotropic conductive paste.
22. The method of claim 20 , further comprising patterning the conductive substrate.
23. The method of claim 22 , wherein the patterned conductive substrate serves as a redistribution layer.
24. A method for making wafer-level chip scale package, comprising:
providing a chip with a stud bump;
providing a conductive substrate;
providing an adhesive material containing conductive particles on the chip, the substrate, or both;
pressing the chip and the substrate together; and
curing the adhesive material.
25. The method of claim 24 , further comprising providing the chip with a chip pad.
26. The method of claim 24 , including providing at least one conductive particle between the stud bump and the conductive substrate.
27. The method of claim 24 , wherein the adhesive material comprises an anisotropic conductive film, an anisotropic conductive paste, or an isotropic conductive paste.
28. The method of claim 24 , wherein the curing the adhesive material electrically and mechanically connects the chip to the substrate.
29. The method of claim 24 , further comprising patterning the conductive substrate.
30. The method of claim 29 , wherein the patterned conductive substrate serves as a redistribution layer.
31. The method of claim 24 , wherein the stud bump comprises Cu.
32. A method for making an electronic apparatus containing a wafer-level chip scale package, the method comprising:
providing a chip containing a stud bump, providing a conductive substrate, and attaching the chip to the substrate using an adhesive material containing conductive particles; and
mounting the wafer-level chip scale package on a circuit board.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/852,732 US20050012225A1 (en) | 2002-11-15 | 2004-05-24 | Wafer-level chip scale package and method for fabricating and using the same |
PCT/US2004/021940 WO2005008724A2 (en) | 2003-07-11 | 2004-07-08 | Wafer-level chip scale package and method for fabricating and using the same |
CN2004800199895A CN101410973B (en) | 2003-07-11 | 2004-07-08 | Wafer-level chip scale package and method for fabricating and using the same |
CN2010105592040A CN102130066A (en) | 2003-07-11 | 2004-07-08 | Wafer-level chip scale package and method for fabricating and using the same |
MYPI20042765A MY155012A (en) | 2003-07-11 | 2004-07-09 | Wafer-level chip scale package and method for fabricating and using the same |
TW093120712A TW200527625A (en) | 2003-07-11 | 2004-07-09 | Wafer-level chip scale package and method for fabricating and using the same |
US12/350,065 US7632719B2 (en) | 2002-11-15 | 2009-01-07 | Wafer-level chip scale package and method for fabricating and using the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/295,281 US8058735B2 (en) | 2001-11-15 | 2002-11-15 | Wafer-level chip scale package having stud bump and method for fabricating the same |
US10/618,113 US20050176233A1 (en) | 2002-11-15 | 2003-07-11 | Wafer-level chip scale package and method for fabricating and using the same |
US10/731,453 US20040191955A1 (en) | 2002-11-15 | 2003-12-09 | Wafer-level chip scale package and method for fabricating and using the same |
US10/852,732 US20050012225A1 (en) | 2002-11-15 | 2004-05-24 | Wafer-level chip scale package and method for fabricating and using the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/731,453 Continuation-In-Part US20040191955A1 (en) | 2002-11-15 | 2003-12-09 | Wafer-level chip scale package and method for fabricating and using the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/350,065 Division US7632719B2 (en) | 2002-11-15 | 2009-01-07 | Wafer-level chip scale package and method for fabricating and using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050012225A1 true US20050012225A1 (en) | 2005-01-20 |
Family
ID=34084546
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/852,732 Abandoned US20050012225A1 (en) | 2002-11-15 | 2004-05-24 | Wafer-level chip scale package and method for fabricating and using the same |
US12/350,065 Active 2024-06-04 US7632719B2 (en) | 2002-11-15 | 2009-01-07 | Wafer-level chip scale package and method for fabricating and using the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/350,065 Active 2024-06-04 US7632719B2 (en) | 2002-11-15 | 2009-01-07 | Wafer-level chip scale package and method for fabricating and using the same |
Country Status (5)
Country | Link |
---|---|
US (2) | US20050012225A1 (en) |
CN (2) | CN101410973B (en) |
MY (1) | MY155012A (en) |
TW (1) | TW200527625A (en) |
WO (1) | WO2005008724A2 (en) |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030090884A1 (en) * | 2001-11-15 | 2003-05-15 | Sang-Do Lee | Wafer-level chip scale package having stud bump and method for fabricating the same |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US20050176233A1 (en) * | 2002-11-15 | 2005-08-11 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US20060151861A1 (en) * | 2005-01-13 | 2006-07-13 | Noquil Jonathan A | Method to manufacture a universal footprint for a package with exposed chip |
US20070080452A1 (en) * | 2005-09-09 | 2007-04-12 | Chipmos Technologies (Bermuda) Ltd. | Bump structure and its forming method |
DE102006036798A1 (en) * | 2006-08-07 | 2008-02-14 | Infineon Technologies Ag | Electronic module for diverse uses e.g. vehicle equipment, mobile phones or cameras, includes layer containing nickel palladium alloy and further layer of copper or aluminum |
US20080083977A1 (en) * | 2006-10-10 | 2008-04-10 | Tessera, Inc. | Edge connect wafer level stacking |
US7371616B2 (en) | 2006-01-05 | 2008-05-13 | Fairchild Semiconductor Corporation | Clipless and wireless semiconductor die package and method for making the same |
US20080116545A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips |
US20080116544A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips with array |
US20080171413A1 (en) * | 2007-01-17 | 2008-07-17 | International Business Machines Corporation | Method of Reducing Detrimental STI-Induced Stress in MOSFET Channels |
US20080246136A1 (en) * | 2007-03-05 | 2008-10-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US20090065907A1 (en) * | 2007-07-31 | 2009-03-12 | Tessera, Inc. | Semiconductor packaging process using through silicon vias |
US20090111219A1 (en) * | 2002-11-15 | 2009-04-30 | Choi Seung-Yong | Wafer-level chip scale package and method for fabricating and using the same |
US20090156029A1 (en) * | 2007-12-18 | 2009-06-18 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US20090160065A1 (en) * | 2006-10-10 | 2009-06-25 | Tessera, Inc. | Reconstituted Wafer Level Stacking |
US20090212381A1 (en) * | 2008-02-26 | 2009-08-27 | Tessera, Inc. | Wafer level packages for rear-face illuminated solid state image sensors |
US20100013091A1 (en) * | 2008-07-16 | 2010-01-21 | Infineon Technologies Ag | Semiconductor device including a copolymer layer |
US20100053407A1 (en) * | 2008-02-26 | 2010-03-04 | Tessera, Inc. | Wafer level compliant packages for rear-face illuminated solid state image sensors |
CN101800207A (en) * | 2010-03-12 | 2010-08-11 | 晶方半导体科技(苏州)有限公司 | Packaging structure of semiconductor element and manufacture method thereof |
US20110095417A1 (en) * | 2009-10-28 | 2011-04-28 | Fairchild Semiconductor Corporation | Leadless semiconductor device terminal |
US7952195B2 (en) | 2006-12-28 | 2011-05-31 | Tessera, Inc. | Stacked packages with bridging traces |
US8043895B2 (en) | 2007-08-09 | 2011-10-25 | Tessera, Inc. | Method of fabricating stacked assembly including plurality of stacked microelectronic elements |
US20120018876A1 (en) * | 2010-07-21 | 2012-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Die Stacking Using Bumps with Different Sizes |
US8362612B1 (en) * | 2010-03-19 | 2013-01-29 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US8432045B2 (en) | 2010-11-15 | 2013-04-30 | Tessera, Inc. | Conductive pads defined by embedded traces |
US8431435B2 (en) | 2006-10-10 | 2013-04-30 | Tessera, Inc. | Edge connect wafer level stacking |
US8461672B2 (en) | 2007-07-27 | 2013-06-11 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads |
US8551815B2 (en) | 2007-08-03 | 2013-10-08 | Tessera, Inc. | Stack packages using reconstituted wafers |
US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8637968B2 (en) | 2010-12-02 | 2014-01-28 | Tessera, Inc. | Stacked microelectronic assembly having interposer connecting active chips |
US20140078706A1 (en) * | 2012-09-17 | 2014-03-20 | Zhen Ding Technology Co., Ltd. | Packaging substrate, method for manufacturing same, and chip packaging body having same |
US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking |
US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US9859204B2 (en) | 2015-09-17 | 2018-01-02 | Samsung Electronics Co., Ltd. | Semiconductor devices with redistribution pads |
US20180068922A1 (en) * | 2015-04-30 | 2018-03-08 | Huawei Technologies Co., Ltd. | Integrated circuit die and manufacture method thereof |
KR20200083041A (en) * | 2018-12-31 | 2020-07-08 | (주)단단 | Ytterbium and Yttrium Co-doped SiAlON and the Manufacturing method of the same |
US20210111132A1 (en) * | 2018-02-15 | 2021-04-15 | Micron Technology, Inc. | Method for Substrate Moisture NCF Voiding Elimination |
US11018105B2 (en) * | 2007-02-28 | 2021-05-25 | Cypress Semiconductor Corporation | Semiconductor device and method of manufacturing the same |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7271496B2 (en) | 2005-02-04 | 2007-09-18 | Stats Chippac Ltd. | Integrated circuit package-in-package system |
SG148901A1 (en) | 2007-07-09 | 2009-01-29 | Micron Technology Inc | Packaged semiconductor assemblies and methods for manufacturing such assemblies |
US9460951B2 (en) | 2007-12-03 | 2016-10-04 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of wafer level package integration |
US10074553B2 (en) * | 2007-12-03 | 2018-09-11 | STATS ChipPAC Pte. Ltd. | Wafer level package integration and method |
US8637983B2 (en) | 2008-12-19 | 2014-01-28 | Ati Technologies Ulc | Face-to-face (F2F) hybrid structure for an integrated circuit |
TW201032293A (en) * | 2009-02-23 | 2010-09-01 | Etron Technology Inc | Moisture-proof device, moisture-proof chip, and method for increasing moisture-proof capability of chip |
FR2943849B1 (en) * | 2009-03-31 | 2011-08-26 | St Microelectronics Grenoble 2 | METHOD FOR PRODUCING SEMICONDUCTOR HOUSINGS AND SEMICONDUCTOR HOUSING |
US9385095B2 (en) | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8519537B2 (en) * | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8866301B2 (en) * | 2010-05-18 | 2014-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers with interconnection structures |
US8698306B2 (en) | 2010-05-20 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate contact opening |
CN102244061A (en) * | 2011-07-18 | 2011-11-16 | 江阴长电先进封装有限公司 | Low-k chip package structure |
CN103151275A (en) * | 2011-12-06 | 2013-06-12 | 北京大学深圳研究生院 | Manufacturing method for flip chip gold bumps |
US8680647B2 (en) * | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
US9355978B2 (en) | 2013-03-11 | 2016-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging devices and methods of manufacture thereof |
US9048149B2 (en) | 2013-07-12 | 2015-06-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-alignment structure for wafer level chip scale package |
US9196529B2 (en) | 2013-09-27 | 2015-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact pad for semiconductor devices |
US10056267B2 (en) | 2014-02-14 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9935090B2 (en) | 2014-02-14 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9768090B2 (en) | 2014-02-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10026671B2 (en) | 2014-02-14 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9653443B2 (en) | 2014-02-14 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
CN103887251B (en) * | 2014-04-02 | 2016-08-24 | 华进半导体封装先导技术研发中心有限公司 | Fan-out-type wafer level packaging structure and manufacturing process |
CN103929896A (en) * | 2014-05-07 | 2014-07-16 | 上海美维科技有限公司 | Method for manufacturing printed circuit board with internally-buried chip |
US9564416B2 (en) | 2015-02-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
TWI550803B (en) * | 2015-02-17 | 2016-09-21 | 南茂科技股份有限公司 | Packaged semiconductor devices |
US9576912B1 (en) | 2015-12-03 | 2017-02-21 | Stmicroelectronics Pte Ltd | Wafer level chip scale package (WLCSP) having edge protection |
CN105632939A (en) * | 2015-12-24 | 2016-06-01 | 合肥祖安投资合伙企业(有限合伙) | Packaging structure with redistribution layer and manufacturing method thereof |
US10026707B2 (en) * | 2016-09-23 | 2018-07-17 | Microchip Technology Incorportated | Wafer level package and method |
CN106970506B (en) * | 2017-04-10 | 2018-11-20 | 中国科学院上海光学精密机械研究所 | A kind of exposing wafer paths planning method based on particle swarm optimization algorithm |
KR102029535B1 (en) * | 2017-08-28 | 2019-10-07 | 삼성전기주식회사 | Fan-out semiconductor package |
KR101921980B1 (en) * | 2017-12-28 | 2018-11-27 | 메디퓨처스 주식회사 | Device and method for manufacturing medical 3d thread using ultrasonic wave |
CN108461464B (en) * | 2018-02-07 | 2023-07-25 | 长鑫存储技术有限公司 | Semiconductor packaging structure and manufacturing method thereof |
Citations (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5092033A (en) * | 1990-01-23 | 1992-03-03 | Sumitomo Electric Industries, Ltd. | Method for packaging semiconductor device |
US5501004A (en) * | 1993-09-06 | 1996-03-26 | Matsushita Electric Industrial Co., Ltd. | Outer-lead bonding apparatus and method therefor |
US5559054A (en) * | 1994-12-23 | 1996-09-24 | Motorola, Inc. | Method for ball bumping a semiconductor device |
US5611884A (en) * | 1995-12-11 | 1997-03-18 | Dow Corning Corporation | Flip chip silicone pressure sensitive conductive adhesive |
US5641996A (en) * | 1995-01-30 | 1997-06-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging |
US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
US5847458A (en) * | 1996-05-21 | 1998-12-08 | Shinko Electric Industries Co., Ltd. | Semiconductor package and device having heads coupled with insulating material |
US5877549A (en) * | 1995-10-19 | 1999-03-02 | Lg Semicon Co., Ltd. | UFBGA package equipped with interface assembly including a photosoluble layer |
US5918113A (en) * | 1996-07-19 | 1999-06-29 | Shinko Electric Industries Co., Ltd. | Process for producing a semiconductor device using anisotropic conductive adhesive |
US5925931A (en) * | 1996-10-31 | 1999-07-20 | Casio Computer Co., Ltd. | Semiconductor device having interconnect lines and connection electrodes formed in groove portions of an insulating layer |
US5928458A (en) * | 1994-08-12 | 1999-07-27 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Flip chip bonding with non conductive adhesive |
US5949142A (en) * | 1997-03-27 | 1999-09-07 | Kabushiki Kaisha Toshiba | Chip size package and method of manufacturing the same |
US5986334A (en) * | 1996-10-04 | 1999-11-16 | Anam Industrial Co., Ltd. | Semiconductor package having light, thin, simple and compact structure |
US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
US6022761A (en) * | 1996-05-28 | 2000-02-08 | Motorola, Inc. | Method for coupling substrates and structure |
US6039896A (en) * | 1998-03-18 | 2000-03-21 | Sumitomo Bakelite Co., Ltd. | Anisotropic conductive adhesive and method for preparation thereof and an electronic apparatus using said adhesive |
US6096578A (en) * | 1997-11-05 | 2000-08-01 | Texas Instruments Incorporated | Stress relief matrix for integrated circuit packaging |
US6111317A (en) * | 1996-01-18 | 2000-08-29 | Kabushiki Kaisha Toshiba | Flip-chip connection type semiconductor integrated circuit device |
US6150717A (en) * | 1997-08-04 | 2000-11-21 | Micron Technology, Inc. | Direct die contact (DDC) semiconductor package |
US6187615B1 (en) * | 1998-08-28 | 2001-02-13 | Samsung Electronics Co., Ltd. | Chip scale packages and methods for manufacturing the chip scale packages at wafer level |
US6190509B1 (en) * | 1997-03-04 | 2001-02-20 | Tessera, Inc. | Methods of making anisotropic conductive elements for use in microelectronic packaging |
US6223429B1 (en) * | 1995-06-13 | 2001-05-01 | Hitachi Chemical Company, Ltd. | Method of production of semiconductor device |
US6239482B1 (en) * | 1999-06-21 | 2001-05-29 | General Electric Company | Integrated circuit package including window frame |
US6252301B1 (en) * | 1996-07-09 | 2001-06-26 | Tessera, Inc. | Compliant semiconductor chip assemblies and methods of making same |
US6255740B1 (en) * | 1994-08-24 | 2001-07-03 | Fujitsu Limited | Semiconductor device having a lead portion with outer connecting terminals |
US6255138B1 (en) * | 1997-06-23 | 2001-07-03 | Three Bond Co., Ltd. | Process for producing microencapsulated electroconductive filler |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6294405B1 (en) * | 1997-12-01 | 2001-09-25 | Motorola Inc. | Method of forming semiconductor device having a sub-chip-scale package structure |
US6300675B1 (en) * | 1999-02-02 | 2001-10-09 | Sharp Kabushiki Kaisha | Low-cost tape carrier package and liquid crystal module using the same |
US6336990B1 (en) * | 1996-02-28 | 2002-01-08 | Kabushiki Kaisha Toshiba | Thermocompression bonding method for electrically and mechanically connecting conductors |
US6350668B1 (en) * | 1999-06-07 | 2002-02-26 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
US6362087B1 (en) * | 2000-05-05 | 2002-03-26 | Aptos Corporation | Method for fabricating a microelectronic fabrication having formed therein a redistribution structure |
US6368896B2 (en) * | 1997-10-31 | 2002-04-09 | Micron Technology, Inc. | Method of wafer level chip scale packaging |
US6392305B1 (en) * | 1999-03-31 | 2002-05-21 | Chih-Kung Huang | Chip scale package of semiconductor |
US6396557B1 (en) * | 1996-04-26 | 2002-05-28 | Sharp Kabushiki Kaisha | Tape carrier package and liquid crystal display device |
US6407459B2 (en) * | 1999-07-09 | 2002-06-18 | Samsung Electronics Co., Ltd. | Chip scale package |
US6407508B1 (en) * | 1999-06-30 | 2002-06-18 | Fujitsu Limited | Driver IC packaging module and flat display device using the same |
US6417089B1 (en) * | 2000-01-03 | 2002-07-09 | Samsung Electronics, Co., Ltd. | Method of forming solder bumps with reduced undercutting of under bump metallurgy (UBM) |
US6426566B1 (en) * | 1998-12-02 | 2002-07-30 | Seiko Epson Corporation | Anisotropic conductor film, semiconductor chip, and method of packaging |
US6441498B1 (en) * | 1997-12-02 | 2002-08-27 | Hyundai Electronics Industries Co., Ltd. | Semiconductor substrate and land grid array semiconductor package using same |
US6461890B1 (en) * | 1996-12-27 | 2002-10-08 | Rohm Co., Ltd. | Structure of semiconductor chip suitable for chip-on-board system and methods of fabricating and mounting the same |
US6462284B1 (en) * | 1998-07-01 | 2002-10-08 | Seiko Epson Corporation | Semiconductor device and method of manufacture thereof |
US6468830B1 (en) * | 1998-01-26 | 2002-10-22 | Tessera, Inc. | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor |
US6509634B1 (en) * | 1999-09-21 | 2003-01-21 | Lg Electronics Inc. | Chip mounting structure having adhesive conductor |
US6512298B2 (en) * | 2000-11-29 | 2003-01-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for producing the same |
US6518097B1 (en) * | 2000-08-29 | 2003-02-11 | Korea Advanced Institute Of Science And Technology | Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive |
US6528344B2 (en) * | 2000-06-22 | 2003-03-04 | Samsung Electronics Co., Ltd. | Chip scale surface-mountable packaging method for electronic and MEMS devices |
US6549413B2 (en) * | 2001-02-27 | 2003-04-15 | Chippac, Inc. | Tape ball grid array semiconductor package structure and assembly process |
US6548328B1 (en) * | 2000-01-31 | 2003-04-15 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method of circuit device |
US6555917B1 (en) * | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
US20030090884A1 (en) * | 2001-11-15 | 2003-05-15 | Sang-Do Lee | Wafer-level chip scale package having stud bump and method for fabricating the same |
US6566748B1 (en) * | 2000-07-13 | 2003-05-20 | Fujitsu Limited | Flip-chip semiconductor device having an improved reliability |
US6577008B2 (en) * | 1999-11-05 | 2003-06-10 | Atmel Corporation | Metal redistribution layer having solderable pads and wire bondable pads |
US6590295B1 (en) * | 2002-06-11 | 2003-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic device with a spacer redistribution layer via and method of making the same |
US6611052B2 (en) * | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
US6621286B2 (en) * | 2000-06-22 | 2003-09-16 | Mitsubishi Denki Kabushiki Kaisha | System and method for inspecting a semiconductor device with contact sections that slide over the terminals of the semiconductor device |
US6621164B2 (en) * | 1999-09-30 | 2003-09-16 | Samsung Electronics Co., Ltd. | Chip size package having concave pattern in the bump pad area of redistribution patterns and method for manufacturing the same |
US6620652B1 (en) * | 1999-04-21 | 2003-09-16 | Rohm Co., Ltd. | Semiconductor device and method of making the same |
US6689640B1 (en) * | 2000-10-26 | 2004-02-10 | National Semiconductor Corporation | Chip scale pin array |
US6737300B2 (en) * | 2001-01-24 | 2004-05-18 | Advanced Semiconductor Engineering, Inc. | Chip scale package and manufacturing method |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US6802930B2 (en) * | 2000-12-16 | 2004-10-12 | Au Optronics Corporation | Method of making a laminated structure |
US6846700B2 (en) * | 1996-05-02 | 2005-01-25 | Tessera, Inc. | Method of fabricating microelectronic connections using masses of fusible material |
US6855577B2 (en) * | 2000-01-24 | 2005-02-15 | Nec Electronics Corporation | Semiconductor devices having different package sizes made by using common parts |
US20050176233A1 (en) * | 2002-11-15 | 2005-08-11 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US6939789B2 (en) * | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050012225A1 (en) | 2002-11-15 | 2005-01-20 | Choi Seung-Yong | Wafer-level chip scale package and method for fabricating and using the same |
-
2004
- 2004-05-24 US US10/852,732 patent/US20050012225A1/en not_active Abandoned
- 2004-07-08 WO PCT/US2004/021940 patent/WO2005008724A2/en active Application Filing
- 2004-07-08 CN CN2004800199895A patent/CN101410973B/en not_active Expired - Fee Related
- 2004-07-08 CN CN2010105592040A patent/CN102130066A/en active Pending
- 2004-07-09 MY MYPI20042765A patent/MY155012A/en unknown
- 2004-07-09 TW TW093120712A patent/TW200527625A/en unknown
-
2009
- 2009-01-07 US US12/350,065 patent/US7632719B2/en active Active
Patent Citations (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5092033A (en) * | 1990-01-23 | 1992-03-03 | Sumitomo Electric Industries, Ltd. | Method for packaging semiconductor device |
US5501004A (en) * | 1993-09-06 | 1996-03-26 | Matsushita Electric Industrial Co., Ltd. | Outer-lead bonding apparatus and method therefor |
US5928458A (en) * | 1994-08-12 | 1999-07-27 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Flip chip bonding with non conductive adhesive |
US6255740B1 (en) * | 1994-08-24 | 2001-07-03 | Fujitsu Limited | Semiconductor device having a lead portion with outer connecting terminals |
US5559054A (en) * | 1994-12-23 | 1996-09-24 | Motorola, Inc. | Method for ball bumping a semiconductor device |
US5641996A (en) * | 1995-01-30 | 1997-06-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging |
US6223429B1 (en) * | 1995-06-13 | 2001-05-01 | Hitachi Chemical Company, Ltd. | Method of production of semiconductor device |
US5877549A (en) * | 1995-10-19 | 1999-03-02 | Lg Semicon Co., Ltd. | UFBGA package equipped with interface assembly including a photosoluble layer |
US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
US5611884A (en) * | 1995-12-11 | 1997-03-18 | Dow Corning Corporation | Flip chip silicone pressure sensitive conductive adhesive |
US6111317A (en) * | 1996-01-18 | 2000-08-29 | Kabushiki Kaisha Toshiba | Flip-chip connection type semiconductor integrated circuit device |
US6336990B1 (en) * | 1996-02-28 | 2002-01-08 | Kabushiki Kaisha Toshiba | Thermocompression bonding method for electrically and mechanically connecting conductors |
US6396557B1 (en) * | 1996-04-26 | 2002-05-28 | Sharp Kabushiki Kaisha | Tape carrier package and liquid crystal display device |
US6846700B2 (en) * | 1996-05-02 | 2005-01-25 | Tessera, Inc. | Method of fabricating microelectronic connections using masses of fusible material |
US5847458A (en) * | 1996-05-21 | 1998-12-08 | Shinko Electric Industries Co., Ltd. | Semiconductor package and device having heads coupled with insulating material |
US6022761A (en) * | 1996-05-28 | 2000-02-08 | Motorola, Inc. | Method for coupling substrates and structure |
US6252301B1 (en) * | 1996-07-09 | 2001-06-26 | Tessera, Inc. | Compliant semiconductor chip assemblies and methods of making same |
US5918113A (en) * | 1996-07-19 | 1999-06-29 | Shinko Electric Industries Co., Ltd. | Process for producing a semiconductor device using anisotropic conductive adhesive |
US5986334A (en) * | 1996-10-04 | 1999-11-16 | Anam Industrial Co., Ltd. | Semiconductor package having light, thin, simple and compact structure |
US5925931A (en) * | 1996-10-31 | 1999-07-20 | Casio Computer Co., Ltd. | Semiconductor device having interconnect lines and connection electrodes formed in groove portions of an insulating layer |
US6461890B1 (en) * | 1996-12-27 | 2002-10-08 | Rohm Co., Ltd. | Structure of semiconductor chip suitable for chip-on-board system and methods of fabricating and mounting the same |
US6518091B1 (en) * | 1997-03-04 | 2003-02-11 | Tessera, Inc. | Method of making anisotropic conductive elements for use in microelectronic packaging |
US6190509B1 (en) * | 1997-03-04 | 2001-02-20 | Tessera, Inc. | Methods of making anisotropic conductive elements for use in microelectronic packaging |
US5949142A (en) * | 1997-03-27 | 1999-09-07 | Kabushiki Kaisha Toshiba | Chip size package and method of manufacturing the same |
US5783465A (en) * | 1997-04-03 | 1998-07-21 | Lucent Technologies Inc. | Compliant bump technology |
US6255138B1 (en) * | 1997-06-23 | 2001-07-03 | Three Bond Co., Ltd. | Process for producing microencapsulated electroconductive filler |
US6150717A (en) * | 1997-08-04 | 2000-11-21 | Micron Technology, Inc. | Direct die contact (DDC) semiconductor package |
US6287893B1 (en) * | 1997-10-20 | 2001-09-11 | Flip Chip Technologies, L.L.C. | Method for forming chip scale package |
US6368896B2 (en) * | 1997-10-31 | 2002-04-09 | Micron Technology, Inc. | Method of wafer level chip scale packaging |
US6096578A (en) * | 1997-11-05 | 2000-08-01 | Texas Instruments Incorporated | Stress relief matrix for integrated circuit packaging |
US6294405B1 (en) * | 1997-12-01 | 2001-09-25 | Motorola Inc. | Method of forming semiconductor device having a sub-chip-scale package structure |
US6441498B1 (en) * | 1997-12-02 | 2002-08-27 | Hyundai Electronics Industries Co., Ltd. | Semiconductor substrate and land grid array semiconductor package using same |
US6468830B1 (en) * | 1998-01-26 | 2002-10-22 | Tessera, Inc. | Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor |
US6039896A (en) * | 1998-03-18 | 2000-03-21 | Sumitomo Bakelite Co., Ltd. | Anisotropic conductive adhesive and method for preparation thereof and an electronic apparatus using said adhesive |
US6995476B2 (en) * | 1998-07-01 | 2006-02-07 | Seiko Epson Corporation | Semiconductor device, circuit board and electronic instrument that include an adhesive with conductive particles therein |
US6462284B1 (en) * | 1998-07-01 | 2002-10-08 | Seiko Epson Corporation | Semiconductor device and method of manufacture thereof |
US6187615B1 (en) * | 1998-08-28 | 2001-02-13 | Samsung Electronics Co., Ltd. | Chip scale packages and methods for manufacturing the chip scale packages at wafer level |
US6426566B1 (en) * | 1998-12-02 | 2002-07-30 | Seiko Epson Corporation | Anisotropic conductor film, semiconductor chip, and method of packaging |
US6300675B1 (en) * | 1999-02-02 | 2001-10-09 | Sharp Kabushiki Kaisha | Low-cost tape carrier package and liquid crystal module using the same |
US6392305B1 (en) * | 1999-03-31 | 2002-05-21 | Chih-Kung Huang | Chip scale package of semiconductor |
US6620652B1 (en) * | 1999-04-21 | 2003-09-16 | Rohm Co., Ltd. | Semiconductor device and method of making the same |
US6350668B1 (en) * | 1999-06-07 | 2002-02-26 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
US6239482B1 (en) * | 1999-06-21 | 2001-05-29 | General Electric Company | Integrated circuit package including window frame |
US6407508B1 (en) * | 1999-06-30 | 2002-06-18 | Fujitsu Limited | Driver IC packaging module and flat display device using the same |
US6407459B2 (en) * | 1999-07-09 | 2002-06-18 | Samsung Electronics Co., Ltd. | Chip scale package |
US6509634B1 (en) * | 1999-09-21 | 2003-01-21 | Lg Electronics Inc. | Chip mounting structure having adhesive conductor |
US6621164B2 (en) * | 1999-09-30 | 2003-09-16 | Samsung Electronics Co., Ltd. | Chip size package having concave pattern in the bump pad area of redistribution patterns and method for manufacturing the same |
US6577008B2 (en) * | 1999-11-05 | 2003-06-10 | Atmel Corporation | Metal redistribution layer having solderable pads and wire bondable pads |
US6417089B1 (en) * | 2000-01-03 | 2002-07-09 | Samsung Electronics, Co., Ltd. | Method of forming solder bumps with reduced undercutting of under bump metallurgy (UBM) |
US6855577B2 (en) * | 2000-01-24 | 2005-02-15 | Nec Electronics Corporation | Semiconductor devices having different package sizes made by using common parts |
US6548328B1 (en) * | 2000-01-31 | 2003-04-15 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method of circuit device |
US6362087B1 (en) * | 2000-05-05 | 2002-03-26 | Aptos Corporation | Method for fabricating a microelectronic fabrication having formed therein a redistribution structure |
US6528344B2 (en) * | 2000-06-22 | 2003-03-04 | Samsung Electronics Co., Ltd. | Chip scale surface-mountable packaging method for electronic and MEMS devices |
US6621286B2 (en) * | 2000-06-22 | 2003-09-16 | Mitsubishi Denki Kabushiki Kaisha | System and method for inspecting a semiconductor device with contact sections that slide over the terminals of the semiconductor device |
US6566748B1 (en) * | 2000-07-13 | 2003-05-20 | Fujitsu Limited | Flip-chip semiconductor device having an improved reliability |
US6518097B1 (en) * | 2000-08-29 | 2003-02-11 | Korea Advanced Institute Of Science And Technology | Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive |
US6689640B1 (en) * | 2000-10-26 | 2004-02-10 | National Semiconductor Corporation | Chip scale pin array |
US6512298B2 (en) * | 2000-11-29 | 2003-01-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for producing the same |
US6802930B2 (en) * | 2000-12-16 | 2004-10-12 | Au Optronics Corporation | Method of making a laminated structure |
US6737300B2 (en) * | 2001-01-24 | 2004-05-18 | Advanced Semiconductor Engineering, Inc. | Chip scale package and manufacturing method |
US6549413B2 (en) * | 2001-02-27 | 2003-04-15 | Chippac, Inc. | Tape ball grid array semiconductor package structure and assembly process |
US6555917B1 (en) * | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
US20030090884A1 (en) * | 2001-11-15 | 2003-05-15 | Sang-Do Lee | Wafer-level chip scale package having stud bump and method for fabricating the same |
US6611052B2 (en) * | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
US6939789B2 (en) * | 2002-05-13 | 2005-09-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of wafer level chip scale packaging |
US6590295B1 (en) * | 2002-06-11 | 2003-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic device with a spacer redistribution layer via and method of making the same |
US20050176233A1 (en) * | 2002-11-15 | 2005-08-11 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
Cited By (105)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8058735B2 (en) | 2001-11-15 | 2011-11-15 | Fairchild Korea Semiconductor Ltd | Wafer-level chip scale package having stud bump and method for fabricating the same |
US20030090884A1 (en) * | 2001-11-15 | 2003-05-15 | Sang-Do Lee | Wafer-level chip scale package having stud bump and method for fabricating the same |
US20090111219A1 (en) * | 2002-11-15 | 2009-04-30 | Choi Seung-Yong | Wafer-level chip scale package and method for fabricating and using the same |
US20040191955A1 (en) * | 2002-11-15 | 2004-09-30 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US20050176233A1 (en) * | 2002-11-15 | 2005-08-11 | Rajeev Joshi | Wafer-level chip scale package and method for fabricating and using the same |
US7632719B2 (en) | 2002-11-15 | 2009-12-15 | Fairchild Korea Semiconductor, Ltd | Wafer-level chip scale package and method for fabricating and using the same |
US20060151861A1 (en) * | 2005-01-13 | 2006-07-13 | Noquil Jonathan A | Method to manufacture a universal footprint for a package with exposed chip |
US7256479B2 (en) | 2005-01-13 | 2007-08-14 | Fairchild Semiconductor Corporation | Method to manufacture a universal footprint for a package with exposed chip |
US20070080452A1 (en) * | 2005-09-09 | 2007-04-12 | Chipmos Technologies (Bermuda) Ltd. | Bump structure and its forming method |
US7371616B2 (en) | 2006-01-05 | 2008-05-13 | Fairchild Semiconductor Corporation | Clipless and wireless semiconductor die package and method for making the same |
DE102006036798B4 (en) * | 2006-08-07 | 2013-08-29 | Infineon Technologies Ag | Electronic component and method for manufacturing |
US7755190B2 (en) | 2006-08-07 | 2010-07-13 | Infineon Technologies Ag | Electronic device including a nickel-palladium alloy layer |
US20080081157A1 (en) * | 2006-08-07 | 2008-04-03 | Infineon Technologies Ag | Electronic device and production methods |
DE102006036798A1 (en) * | 2006-08-07 | 2008-02-14 | Infineon Technologies Ag | Electronic module for diverse uses e.g. vehicle equipment, mobile phones or cameras, includes layer containing nickel palladium alloy and further layer of copper or aluminum |
US9899353B2 (en) | 2006-10-10 | 2018-02-20 | Tessera, Inc. | Off-chip vias in stacked chips |
US9048234B2 (en) | 2006-10-10 | 2015-06-02 | Tessera, Inc. | Off-chip vias in stacked chips |
US8461673B2 (en) | 2006-10-10 | 2013-06-11 | Tessera, Inc. | Edge connect wafer level stacking |
US20090160065A1 (en) * | 2006-10-10 | 2009-06-25 | Tessera, Inc. | Reconstituted Wafer Level Stacking |
US9378967B2 (en) | 2006-10-10 | 2016-06-28 | Tessera, Inc. | Method of making a stacked microelectronic package |
US8431435B2 (en) | 2006-10-10 | 2013-04-30 | Tessera, Inc. | Edge connect wafer level stacking |
US8022527B2 (en) | 2006-10-10 | 2011-09-20 | Tessera, Inc. | Edge connect wafer level stacking |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
US8076788B2 (en) | 2006-10-10 | 2011-12-13 | Tessera, Inc. | Off-chip vias in stacked chips |
US8999810B2 (en) | 2006-10-10 | 2015-04-07 | Tessera, Inc. | Method of making a stacked microelectronic package |
US8476774B2 (en) | 2006-10-10 | 2013-07-02 | Tessera, Inc. | Off-chip VIAS in stacked chips |
US8513789B2 (en) | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges |
US8426957B2 (en) | 2006-10-10 | 2013-04-23 | Tessera, Inc. | Edge connect wafer level stacking |
US20080083977A1 (en) * | 2006-10-10 | 2008-04-10 | Tessera, Inc. | Edge connect wafer level stacking |
US7829438B2 (en) | 2006-10-10 | 2010-11-09 | Tessera, Inc. | Edge connect wafer level stacking |
US20080116545A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips |
US20110012259A1 (en) * | 2006-11-22 | 2011-01-20 | Tessera, Inc. | Packaged semiconductor chips |
US8569876B2 (en) | 2006-11-22 | 2013-10-29 | Tessera, Inc. | Packaged semiconductor chips with array |
US7791199B2 (en) | 2006-11-22 | 2010-09-07 | Tessera, Inc. | Packaged semiconductor chips |
US8653644B2 (en) | 2006-11-22 | 2014-02-18 | Tessera, Inc. | Packaged semiconductor chips with array |
US8704347B2 (en) | 2006-11-22 | 2014-04-22 | Tessera, Inc. | Packaged semiconductor chips |
US9070678B2 (en) | 2006-11-22 | 2015-06-30 | Tessera, Inc. | Packaged semiconductor chips with array |
US9548254B2 (en) | 2006-11-22 | 2017-01-17 | Tessera, Inc. | Packaged semiconductor chips with array |
US20080116544A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips with array |
US7952195B2 (en) | 2006-12-28 | 2011-05-31 | Tessera, Inc. | Stacked packages with bridging traces |
US8349654B2 (en) | 2006-12-28 | 2013-01-08 | Tessera, Inc. | Method of fabricating stacked packages with bridging traces |
US20080171413A1 (en) * | 2007-01-17 | 2008-07-17 | International Business Machines Corporation | Method of Reducing Detrimental STI-Induced Stress in MOSFET Channels |
US11018105B2 (en) * | 2007-02-28 | 2021-05-25 | Cypress Semiconductor Corporation | Semiconductor device and method of manufacturing the same |
US20100225006A1 (en) * | 2007-03-05 | 2010-09-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US8735205B2 (en) | 2007-03-05 | 2014-05-27 | Invensas Corporation | Chips having rear contacts connected by through vias to front contacts |
US8405196B2 (en) | 2007-03-05 | 2013-03-26 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
US8310036B2 (en) | 2007-03-05 | 2012-11-13 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
US20080246136A1 (en) * | 2007-03-05 | 2008-10-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US8461672B2 (en) | 2007-07-27 | 2013-06-11 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
US8883562B2 (en) | 2007-07-27 | 2014-11-11 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
US8735287B2 (en) | 2007-07-31 | 2014-05-27 | Invensas Corp. | Semiconductor packaging process using through silicon vias |
US20090065907A1 (en) * | 2007-07-31 | 2009-03-12 | Tessera, Inc. | Semiconductor packaging process using through silicon vias |
US8193615B2 (en) | 2007-07-31 | 2012-06-05 | DigitalOptics Corporation Europe Limited | Semiconductor packaging process using through silicon vias |
US8551815B2 (en) | 2007-08-03 | 2013-10-08 | Tessera, Inc. | Stack packages using reconstituted wafers |
US8513794B2 (en) | 2007-08-09 | 2013-08-20 | Tessera, Inc. | Stacked assembly including plurality of stacked microelectronic elements |
US8043895B2 (en) | 2007-08-09 | 2011-10-25 | Tessera, Inc. | Method of fabricating stacked assembly including plurality of stacked microelectronic elements |
US7766667B2 (en) * | 2007-12-18 | 2010-08-03 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US8066517B2 (en) | 2007-12-18 | 2011-11-29 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US20110124207A1 (en) * | 2007-12-18 | 2011-05-26 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US7931476B2 (en) | 2007-12-18 | 2011-04-26 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US20090156029A1 (en) * | 2007-12-18 | 2009-06-18 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US20100216320A1 (en) * | 2007-12-18 | 2010-08-26 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
US20090212381A1 (en) * | 2008-02-26 | 2009-08-27 | Tessera, Inc. | Wafer level packages for rear-face illuminated solid state image sensors |
US20100053407A1 (en) * | 2008-02-26 | 2010-03-04 | Tessera, Inc. | Wafer level compliant packages for rear-face illuminated solid state image sensors |
US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking |
US20100013091A1 (en) * | 2008-07-16 | 2010-01-21 | Infineon Technologies Ag | Semiconductor device including a copolymer layer |
US7952200B2 (en) | 2008-07-16 | 2011-05-31 | Infineon Technologies Ag | Semiconductor device including a copolymer layer |
US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads |
US20110095417A1 (en) * | 2009-10-28 | 2011-04-28 | Fairchild Semiconductor Corporation | Leadless semiconductor device terminal |
CN101800207A (en) * | 2010-03-12 | 2010-08-11 | 晶方半导体科技(苏州)有限公司 | Packaging structure of semiconductor element and manufacture method thereof |
US10483222B1 (en) * | 2010-03-19 | 2019-11-19 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US9524906B1 (en) | 2010-03-19 | 2016-12-20 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US8362612B1 (en) * | 2010-03-19 | 2013-01-29 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US8581418B2 (en) * | 2010-07-21 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US8669174B2 (en) | 2010-07-21 | 2014-03-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US20120018876A1 (en) * | 2010-07-21 | 2012-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Die Stacking Using Bumps with Different Sizes |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US9362203B2 (en) | 2010-09-17 | 2016-06-07 | Tessera, Inc. | Staged via formation from both sides of chip |
US8809190B2 (en) | 2010-09-17 | 2014-08-19 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US10354942B2 (en) | 2010-09-17 | 2019-07-16 | Tessera, Inc. | Staged via formation from both sides of chip |
US9847277B2 (en) | 2010-09-17 | 2017-12-19 | Tessera, Inc. | Staged via formation from both sides of chip |
US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US9355948B2 (en) | 2010-09-17 | 2016-05-31 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US8772908B2 (en) | 2010-11-15 | 2014-07-08 | Tessera, Inc. | Conductive pads defined by embedded traces |
US8432045B2 (en) | 2010-11-15 | 2013-04-30 | Tessera, Inc. | Conductive pads defined by embedded traces |
US8637968B2 (en) | 2010-12-02 | 2014-01-28 | Tessera, Inc. | Stacked microelectronic assembly having interposer connecting active chips |
US9368476B2 (en) | 2010-12-02 | 2016-06-14 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US9099296B2 (en) | 2010-12-02 | 2015-08-04 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages with plural active chips |
US9620437B2 (en) | 2010-12-02 | 2017-04-11 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US9269692B2 (en) | 2010-12-02 | 2016-02-23 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
US9224649B2 (en) | 2010-12-08 | 2015-12-29 | Tessera, Inc. | Compliant interconnects in wafers |
US8796828B2 (en) | 2010-12-08 | 2014-08-05 | Tessera, Inc. | Compliant interconnects in wafers |
US9357647B2 (en) * | 2012-09-17 | 2016-05-31 | Zhen Ding Technology Co., Ltd. | Packaging substrate, method for manufacturing same, and chip packaging body having same |
US20140078706A1 (en) * | 2012-09-17 | 2014-03-20 | Zhen Ding Technology Co., Ltd. | Packaging substrate, method for manufacturing same, and chip packaging body having same |
US20180068922A1 (en) * | 2015-04-30 | 2018-03-08 | Huawei Technologies Co., Ltd. | Integrated circuit die and manufacture method thereof |
US10607913B2 (en) * | 2015-04-30 | 2020-03-31 | Huawei Technologies Co., Ltd. | Integrated circuit die and manufacture method thereof |
US9859204B2 (en) | 2015-09-17 | 2018-01-02 | Samsung Electronics Co., Ltd. | Semiconductor devices with redistribution pads |
US20210111132A1 (en) * | 2018-02-15 | 2021-04-15 | Micron Technology, Inc. | Method for Substrate Moisture NCF Voiding Elimination |
KR20200083041A (en) * | 2018-12-31 | 2020-07-08 | (주)단단 | Ytterbium and Yttrium Co-doped SiAlON and the Manufacturing method of the same |
KR102209383B1 (en) | 2018-12-31 | 2021-02-01 | (주)단단 | Ytterbium and Yttrium Co-doped SiAlON and the Manufacturing method of the same |
Also Published As
Publication number | Publication date |
---|---|
MY155012A (en) | 2015-08-28 |
TW200527625A (en) | 2005-08-16 |
CN101410973A (en) | 2009-04-15 |
WO2005008724A2 (en) | 2005-01-27 |
CN102130066A (en) | 2011-07-20 |
US20090111219A1 (en) | 2009-04-30 |
WO2005008724A3 (en) | 2009-03-26 |
CN101410973B (en) | 2011-06-22 |
US7632719B2 (en) | 2009-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7632719B2 (en) | Wafer-level chip scale package and method for fabricating and using the same | |
US20040191955A1 (en) | Wafer-level chip scale package and method for fabricating and using the same | |
US10068873B2 (en) | Method and apparatus for connecting packages onto printed circuit boards | |
US20050176233A1 (en) | Wafer-level chip scale package and method for fabricating and using the same | |
US7670876B2 (en) | Integrated circuit device with embedded passive component by flip-chip connection and method for manufacturing the same | |
US6455408B1 (en) | Method for manufacturing semiconductor devices having redistribution patterns with a concave pattern in a bump pad area | |
US6459150B1 (en) | Electronic substrate having an aperture position through a substrate, conductive pads, and an insulating layer | |
US9269602B2 (en) | Fabrication method of wafer level semiconductor package and fabrication method of wafer level packaging substrate | |
US6838762B2 (en) | Water-level package with bump ring | |
US6586273B2 (en) | Semiconductor device manufacturing method having a step of applying a copper foil on a substrate as a part of a wiring connecting an electrode pad to a mounting terminal | |
US20060278991A1 (en) | Stack circuit member and method | |
US20040266162A1 (en) | Semiconductor wafer package and manufacturing method thereof | |
US20080001271A1 (en) | Flipped, stacked-chip IC packaging for high bandwidth data transfer buses | |
US20150228594A1 (en) | Via under the interconnect structures for semiconductor devices | |
US20100078813A1 (en) | Semiconductor module and method for manufacturing the semiconductor module | |
US6815830B2 (en) | Semiconductor device and method of manufacturing the same, circuit board and electronic instrument | |
US20110316157A1 (en) | Semiconductor device and a method for manufacturing the same | |
US8058735B2 (en) | Wafer-level chip scale package having stud bump and method for fabricating the same | |
US7763977B2 (en) | Semiconductor device and manufacturing method therefor | |
US20090218686A1 (en) | Semiconductor, semiconductor module, method for manufacturing the semiconductor module, and mobile apparatus | |
KR20060099936A (en) | Flip chip having ultra-fine pitch and fabrication method thereof | |
US20070080452A1 (en) | Bump structure and its forming method | |
KR100597995B1 (en) | Bump for semiconductor package, fabrication method thereof, and semiconductor package using the same | |
JP2002261192A (en) | Wafer level csp | |
CN117558689A (en) | Electronic package and manufacturing method thereof, electronic structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374 Effective date: 20210722 |