SG76632A1 - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- SG76632A1 SG76632A1 SG1999004475A SG1999004475A SG76632A1 SG 76632 A1 SG76632 A1 SG 76632A1 SG 1999004475 A SG1999004475 A SG 1999004475A SG 1999004475 A SG1999004475 A SG 1999004475A SG 76632 A1 SG76632 A1 SG 76632A1
- Authority
- SG
- Singapore
- Prior art keywords
- terminals
- ground
- signal
- electrodes
- power
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10264300A JP2000100814A (ja) | 1998-09-18 | 1998-09-18 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG76632A1 true SG76632A1 (en) | 2000-11-21 |
Family
ID=17401268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG1999004475A SG76632A1 (en) | 1998-09-18 | 1999-09-14 | Semiconductor device |
Country Status (7)
Country | Link |
---|---|
US (7) | US6211576B1 (ko) |
JP (1) | JP2000100814A (ko) |
KR (1) | KR100311332B1 (ko) |
CN (5) | CN1301554C (ko) |
MY (1) | MY116797A (ko) |
SG (1) | SG76632A1 (ko) |
TW (1) | TW434654B (ko) |
Families Citing this family (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6818110B1 (en) | 1997-09-30 | 2004-11-16 | Symyx Technologies, Inc. | Combinatorial electrochemical deposition and testing system |
JP2000100814A (ja) * | 1998-09-18 | 2000-04-07 | Hitachi Ltd | 半導体装置 |
JP3914651B2 (ja) * | 1999-02-26 | 2007-05-16 | エルピーダメモリ株式会社 | メモリモジュールおよびその製造方法 |
US6207476B1 (en) * | 1999-06-10 | 2001-03-27 | Vlsi Technology, Inc. | Methods of packaging an integrated circuit and methods of forming an integrated circuit package |
JP3213292B2 (ja) * | 1999-07-12 | 2001-10-02 | ソニーケミカル株式会社 | 多層基板、及びモジュール |
TW469552B (en) * | 1999-12-10 | 2001-12-21 | Toshiba Corp | TAB type semiconductor device |
JP3578964B2 (ja) * | 2000-03-21 | 2004-10-20 | 富士通株式会社 | 半導体装置及びその製造方法 |
US6418031B1 (en) * | 2000-05-01 | 2002-07-09 | International Business Machines Corporation | Method and means for decoupling a printed circuit board |
KR100408391B1 (ko) * | 2000-06-09 | 2003-12-06 | 삼성전자주식회사 | 전원 배선을 개선한 볼그리드 어레이 패키지 반도체 장치 |
US6501664B1 (en) * | 2000-06-30 | 2002-12-31 | Intel Corporation | Decoupling structure and method for printed circuit board component |
US6462423B1 (en) | 2000-08-31 | 2002-10-08 | Micron Technology, Inc. | Flip-chip with matched lines and ground plane |
US6627999B2 (en) * | 2000-08-31 | 2003-09-30 | Micron Technology, Inc. | Flip-chip with matched signal lines, ground plane and ground bumps adjacent signal bumps |
DE10126310B4 (de) * | 2001-05-30 | 2006-05-18 | Infineon Technologies Ag | Leiterplattenvorrichtung, deren Verwendung und Halbleiterspeichervorrichtung |
JP3813079B2 (ja) * | 2001-10-11 | 2006-08-23 | 沖電気工業株式会社 | チップサイズパッケージ |
KR100429881B1 (ko) * | 2001-11-02 | 2004-05-03 | 삼성전자주식회사 | 셀 영역 위에 퓨즈 회로부가 있는 반도체 소자 및 그제조방법 |
TW586207B (en) * | 2002-01-29 | 2004-05-01 | Via Tech Inc | Flip-chip die |
JP4313544B2 (ja) * | 2002-05-15 | 2009-08-12 | 富士通マイクロエレクトロニクス株式会社 | 半導体集積回路 |
US7579681B2 (en) * | 2002-06-11 | 2009-08-25 | Micron Technology, Inc. | Super high density module with integrated wafer level packages |
JP2004104102A (ja) * | 2002-08-21 | 2004-04-02 | Seiko Epson Corp | 半導体装置及びその製造方法、回路基板並びに電子機器 |
US20040061241A1 (en) * | 2002-09-30 | 2004-04-01 | Osburn Edward P. | Semiconductor device power interconnect striping |
US7005736B2 (en) | 2002-09-30 | 2006-02-28 | Intel Corporation | Semiconductor device power interconnect striping |
US6960830B2 (en) * | 2002-10-31 | 2005-11-01 | Rohm Co., Ltd. | Semiconductor integrated circuit device with dummy bumps |
US6903448B1 (en) | 2002-11-12 | 2005-06-07 | Marvell International Ltd. | High performance leadframe in electronic package |
JP3808030B2 (ja) * | 2002-11-28 | 2006-08-09 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
US20040124546A1 (en) * | 2002-12-29 | 2004-07-01 | Mukul Saran | Reliable integrated circuit and package |
JP2004241696A (ja) * | 2003-02-07 | 2004-08-26 | Seiko Epson Corp | 半導体装置及びその製造方法、回路基板並びに電子機器 |
US7102217B2 (en) * | 2003-04-09 | 2006-09-05 | Micron Technology, Inc. | Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same |
US7781873B2 (en) * | 2003-04-28 | 2010-08-24 | Kingston Technology Corporation | Encapsulated leadframe semiconductor package for random access memory integrated circuits |
DE60336993D1 (de) * | 2003-06-10 | 2011-06-16 | St Microelectronics Srl | Elektronische Halbleitervorrichtung und Verfahren zu deren Herstellung |
DE10339762B4 (de) * | 2003-08-27 | 2007-08-02 | Infineon Technologies Ag | Chipstapel von Halbleiterchips und Verfahren zur Herstellung desselben |
US7565141B2 (en) * | 2003-10-08 | 2009-07-21 | Macaluso Anthony G | Over the air provisioning of mobile device settings |
US7466021B2 (en) * | 2003-11-17 | 2008-12-16 | Interconnect Portfolio, Llp | Memory packages having stair step interconnection layers |
CN1328787C (zh) * | 2004-01-15 | 2007-07-25 | 威盛电子股份有限公司 | 半导体芯片封装体的焊线排列结构 |
JP3999759B2 (ja) * | 2004-04-02 | 2007-10-31 | 富士通株式会社 | 基板及び電子機器 |
DE102005026229B4 (de) * | 2004-06-08 | 2006-12-07 | Samsung Electronics Co., Ltd., Suwon | Halbleiter-Package, das ein Neuverteilungsmuster enthält, und Verfahren zu dessen Herstellung |
KR100583966B1 (ko) * | 2004-06-08 | 2006-05-26 | 삼성전자주식회사 | 재배치된 금속 배선들을 갖는 집적회로 패키지들 및 그제조방법들 |
US7547213B2 (en) * | 2004-08-26 | 2009-06-16 | Micron Technology, Inc. | Memory modules and methods for manufacturing memory modules |
JP2006080333A (ja) * | 2004-09-10 | 2006-03-23 | Toshiba Corp | 半導体装置 |
JP2006106077A (ja) * | 2004-09-30 | 2006-04-20 | Seiko Epson Corp | 電気光学装置及び電子機器 |
TWI251890B (en) * | 2004-11-05 | 2006-03-21 | Advanced Semiconductor Eng | Wafer structure, chip structure and bumping process |
KR20070088266A (ko) * | 2004-12-03 | 2007-08-29 | 로무 가부시키가이샤 | 반도체 장치 |
US7566952B2 (en) * | 2005-01-05 | 2009-07-28 | International Business Machines Corporation | On-chip circuit pad structure |
KR100642643B1 (ko) | 2005-03-18 | 2006-11-10 | 삼성전자주식회사 | 내부회로의 전원/접지선들과 직접 접속되는 재배치된전원/접지선들을 갖는 반도체 칩들 및 그 제조방법들 |
JP2006278805A (ja) * | 2005-03-30 | 2006-10-12 | Elpida Memory Inc | 半導体装置 |
TWI258176B (en) * | 2005-05-12 | 2006-07-11 | Siliconware Precision Industries Co Ltd | Semiconductor device and fabrication method thereof |
US7381635B2 (en) * | 2005-07-18 | 2008-06-03 | International Business Machines Corporation | Method and structure for reduction of soft error rates in integrated circuits |
JP4353328B2 (ja) * | 2005-09-28 | 2009-10-28 | エルピーダメモリ株式会社 | 半導体パッケージの製造方法及び半導体パッケージ |
JP4577690B2 (ja) * | 2005-09-29 | 2010-11-10 | エルピーダメモリ株式会社 | 半導体装置 |
KR100726646B1 (ko) * | 2005-10-13 | 2007-06-11 | 엘지전자 주식회사 | 액정표시장치 구동 회로 |
JP2007180292A (ja) * | 2005-12-28 | 2007-07-12 | Fujitsu Ltd | 回路基板 |
KR100719376B1 (ko) * | 2006-01-05 | 2007-05-17 | 삼성전자주식회사 | 실장 불량을 줄일 수 있는 패드 구조체를 구비하는 반도체장치 |
KR100782483B1 (ko) * | 2006-01-19 | 2007-12-05 | 삼성전자주식회사 | 내부단자 배선을 갖는 패키지 보드 및 이를 채택하는반도체 패키지 |
KR100843220B1 (ko) | 2006-12-19 | 2008-07-02 | 삼성전자주식회사 | 동일 평면상 엘.씨 벨런싱이 달성된 인쇄회로기판 |
JPWO2008126468A1 (ja) * | 2007-03-30 | 2010-07-22 | 日本電気株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2009141237A (ja) * | 2007-12-10 | 2009-06-25 | Panasonic Corp | 半導体装置及びその製造方法 |
CN101600292B (zh) * | 2008-06-02 | 2012-06-20 | 鸿富锦精密工业(深圳)有限公司 | 电路板 |
KR100951667B1 (ko) * | 2008-08-19 | 2010-04-07 | 주식회사 하이닉스반도체 | 패드를 포함하는 반도체 메모리 장치 |
WO2010026956A1 (ja) * | 2008-09-02 | 2010-03-11 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US10034829B2 (en) | 2010-10-27 | 2018-07-31 | Noxell Corporation | Semi-permanent mascara compositions |
US9216145B2 (en) | 2009-10-27 | 2015-12-22 | The Procter & Gamble Company | Semi-permanent cosmetic concealer |
US9237992B2 (en) | 2009-10-27 | 2016-01-19 | The Procter & Gamble Company | Two-step mascara product |
US9004791B2 (en) | 2010-04-30 | 2015-04-14 | The Procter & Gamble Company | Package for multiple personal care compositions |
TWI429039B (zh) * | 2010-10-21 | 2014-03-01 | Via Tech Inc | 積體電路晶片封裝及實體層介面排列 |
CN102110666B (zh) * | 2010-11-23 | 2012-12-12 | 威盛电子股份有限公司 | 集成电路芯片封装及实体层介面排列 |
US9173824B2 (en) | 2011-05-17 | 2015-11-03 | The Procter & Gamble Company | Mascara and applicator |
US9257276B2 (en) | 2011-12-31 | 2016-02-09 | Intel Corporation | Organic thin film passivation of metal interconnections |
WO2013101243A1 (en) * | 2011-12-31 | 2013-07-04 | Intel Corporation | High density package interconnects |
US9557370B2 (en) | 2012-02-10 | 2017-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of improving bump allocation for semiconductor devices and semiconductor devices with improved bump allocation |
JP2015519954A (ja) | 2012-05-15 | 2015-07-16 | ザ プロクター アンド ギャンブルカンパニー | 睫毛の凝集を定量的に判定する方法 |
JP5968713B2 (ja) * | 2012-07-30 | 2016-08-10 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10204876B2 (en) * | 2013-03-07 | 2019-02-12 | Maxim Integrated Products, Inc. | Pad defined contact for wafer level package |
KR102082466B1 (ko) * | 2013-05-13 | 2020-02-27 | 에스케이하이닉스 주식회사 | 반도체 소자 |
KR20180053769A (ko) * | 2013-12-27 | 2018-05-23 | 가부시키가이샤 니콘 | 촬상 유닛 및 촬상 장치 |
CN104869750B (zh) * | 2015-05-08 | 2018-06-19 | 华为技术有限公司 | 一种印刷电路板 |
WO2016208081A1 (ja) * | 2015-06-26 | 2016-12-29 | ルネサスエレクトロニクス株式会社 | 電子装置 |
JP2017045915A (ja) * | 2015-08-28 | 2017-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US12033945B2 (en) * | 2020-03-27 | 2024-07-09 | Micron Technology, Inc. | Microelectronic device interface configurations, and associated methods, devices, and systems |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US127712A (en) * | 1872-06-11 | Improvement in rock-drilling machines | ||
FR2494741A1 (fr) | 1980-11-25 | 1982-05-28 | Bouygues Sa | Structure precontrainte en beton comprenant deux plaques reliees par un treillis, procede pour la fabriquer, elements pour la mise en oeuvre du procede et application a la construction d'un element de tablier de pont, de couverture ou de plancher |
US5270253A (en) * | 1986-01-27 | 1993-12-14 | Mitsubishi Denki Kabushiki Kaisha | Method of producing semiconductor device |
JP2708191B2 (ja) * | 1988-09-20 | 1998-02-04 | 株式会社日立製作所 | 半導体装置 |
EP0393220B1 (en) * | 1989-04-20 | 1994-07-13 | International Business Machines Corporation | Integrated circuit package |
JP2567961B2 (ja) * | 1989-12-01 | 1996-12-25 | 株式会社日立製作所 | 半導体装置及びリ−ドフレ−ム |
JP2816239B2 (ja) * | 1990-06-15 | 1998-10-27 | 株式会社日立製作所 | 樹脂封止型半導体装置 |
EP0464751A3 (en) * | 1990-07-06 | 1992-07-22 | Kabushiki Kaisha Toshiba | Semiconductor device with protection circuit |
EP0478240A3 (en) * | 1990-09-24 | 1993-05-05 | Texas Instruments Incorporated | Insulated lead frame for integrated circuits and method of manufacture thereof |
JPH05218281A (ja) * | 1992-02-07 | 1993-08-27 | Texas Instr Japan Ltd | 半導体装置 |
DE69326284T2 (de) | 1992-06-10 | 2000-03-23 | Nec Corp., Tokio/Tokyo | Halbleiteranordnung mit anschlusswählender Schaltung |
JP3137749B2 (ja) * | 1992-06-30 | 2001-02-26 | 株式会社日立製作所 | 半導体集積回路装置 |
JP2792795B2 (ja) | 1992-10-29 | 1998-09-03 | 三菱電機株式会社 | 半導体集積装置 |
JP3171495B2 (ja) | 1992-11-27 | 2001-05-28 | シャープ株式会社 | 複合半導体装置 |
JP3299342B2 (ja) * | 1993-06-11 | 2002-07-08 | 株式会社日立製作所 | 半導体メモリモジュール |
JPH07130788A (ja) * | 1993-09-09 | 1995-05-19 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP3378078B2 (ja) | 1994-02-23 | 2003-02-17 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
JP2888755B2 (ja) * | 1994-04-28 | 1999-05-10 | 株式会社メガチップス | 半導体装置 |
JPH0823000A (ja) | 1994-07-07 | 1996-01-23 | Hitachi Ltd | 半導体集積回路装置 |
TW396480B (en) * | 1994-12-19 | 2000-07-01 | Matsushita Electric Ind Co Ltd | Semiconductor chip and semiconductor wafer with power pads used for probing test |
JP3056680B2 (ja) | 1994-12-29 | 2000-06-26 | 日精樹脂工業株式会社 | プリプラ式射出装置 |
US5825063A (en) * | 1995-03-07 | 1998-10-20 | California Institute Of Technology | Three-terminal silicon synaptic device |
JP3362545B2 (ja) | 1995-03-09 | 2003-01-07 | ソニー株式会社 | 半導体装置の製造方法 |
US5767583A (en) * | 1995-05-01 | 1998-06-16 | Hyundai Electronics Industries, Inc. | Semiconductor chip I/O and power pin arrangement |
JP3494502B2 (ja) * | 1995-05-12 | 2004-02-09 | 株式会社ルネサステクノロジ | 半導体記憶装置およびそのパッド配置方法 |
JP2716005B2 (ja) * | 1995-07-04 | 1998-02-18 | 日本電気株式会社 | ワイヤボンド型半導体装置 |
JPH0964310A (ja) | 1995-08-21 | 1997-03-07 | Hitachi Ltd | 半導体集積回路装置 |
US5801440A (en) * | 1995-10-10 | 1998-09-01 | Acc Microelectronics Corporation | Chip package board having utility rings |
JP2795315B2 (ja) * | 1996-05-16 | 1998-09-10 | 日本電気株式会社 | 半導体装置 |
US5952726A (en) * | 1996-11-12 | 1999-09-14 | Lsi Logic Corporation | Flip chip bump distribution on die |
US6175161B1 (en) * | 1998-05-22 | 2001-01-16 | Alpine Microsystems, Inc. | System and method for packaging integrated circuits |
JP2000100814A (ja) * | 1998-09-18 | 2000-04-07 | Hitachi Ltd | 半導体装置 |
US6091140A (en) * | 1998-10-23 | 2000-07-18 | Texas Instruments Incorporated | Thin chip-size integrated circuit package |
US6246615B1 (en) * | 1998-12-23 | 2001-06-12 | Micron Technology, Inc. | Redundancy mapping in a multichip semiconductor package |
JP3425898B2 (ja) * | 1999-07-09 | 2003-07-14 | Necエレクトロニクス株式会社 | エリアアレイ型半導体装置 |
US6249047B1 (en) * | 1999-09-02 | 2001-06-19 | Micron Technology, Inc. | Ball array layout |
JP4071914B2 (ja) * | 2000-02-25 | 2008-04-02 | 沖電気工業株式会社 | 半導体素子及びこれを用いた半導体装置 |
TW536765B (en) * | 2001-10-19 | 2003-06-11 | Acer Labs Inc | Chip package structure for array type bounding pad |
-
1998
- 1998-09-18 JP JP10264300A patent/JP2000100814A/ja active Pending
-
1999
- 1999-09-14 SG SG1999004475A patent/SG76632A1/en unknown
- 1999-09-17 MY MYPI99004036A patent/MY116797A/en unknown
- 1999-09-17 CN CNB99120218XA patent/CN1301554C/zh not_active Expired - Fee Related
- 1999-09-17 CN CNA2007100067514A patent/CN101009258A/zh active Pending
- 1999-09-17 CN CNA200710006750XA patent/CN101009257A/zh active Pending
- 1999-09-17 US US09/397,853 patent/US6211576B1/en not_active Expired - Lifetime
- 1999-09-17 CN CNA2007100067482A patent/CN101009255A/zh active Pending
- 1999-09-17 KR KR1019990039992A patent/KR100311332B1/ko not_active IP Right Cessation
- 1999-09-17 CN CNA2007100067497A patent/CN101009256A/zh active Pending
- 1999-09-18 TW TW088116169A patent/TW434654B/zh active
-
2000
- 2000-12-08 US US09/731,757 patent/US6326699B2/en not_active Expired - Lifetime
-
2001
- 2001-11-20 US US09/988,587 patent/US6531785B2/en not_active Expired - Fee Related
-
2002
- 2002-08-06 US US10/212,104 patent/US6784533B2/en not_active Expired - Fee Related
-
2004
- 2004-08-03 US US10/909,402 patent/US6882039B2/en not_active Expired - Fee Related
-
2005
- 2005-04-19 US US11/108,735 patent/US7030478B2/en not_active Expired - Fee Related
-
2006
- 2006-02-07 US US11/348,351 patent/US7119446B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20020190336A1 (en) | 2002-12-19 |
US6326699B2 (en) | 2001-12-04 |
US7119446B2 (en) | 2006-10-10 |
CN101009256A (zh) | 2007-08-01 |
CN1250227A (zh) | 2000-04-12 |
US6531785B2 (en) | 2003-03-11 |
CN101009255A (zh) | 2007-08-01 |
US6784533B2 (en) | 2004-08-31 |
US6211576B1 (en) | 2001-04-03 |
MY116797A (en) | 2004-03-31 |
CN101009257A (zh) | 2007-08-01 |
US20010000116A1 (en) | 2001-04-05 |
JP2000100814A (ja) | 2000-04-07 |
US7030478B2 (en) | 2006-04-18 |
US20050006751A1 (en) | 2005-01-13 |
TW434654B (en) | 2001-05-16 |
US6882039B2 (en) | 2005-04-19 |
US20020047179A1 (en) | 2002-04-25 |
US20050184391A1 (en) | 2005-08-25 |
KR100311332B1 (ko) | 2001-10-18 |
CN101009258A (zh) | 2007-08-01 |
KR20000023242A (ko) | 2000-04-25 |
US20060125078A1 (en) | 2006-06-15 |
CN1301554C (zh) | 2007-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG76632A1 (en) | Semiconductor device | |
EP1089335A4 (en) | SEMICONDUCTOR DEVICE | |
ATE448585T1 (de) | Elektrische verbindungsvorrichtung | |
EP1067603A3 (en) | Chip carrier | |
TW343425B (en) | Circuit elements mounting | |
DE50015101D1 (de) | Elektrodenanordnung | |
WO2002065684A3 (en) | Data communication over a power line | |
DE3770677D1 (de) | Abgedichtete elektrische verbinderanordnung. | |
DE3750884D1 (de) | Elektrische Anschlussklemme. | |
ATE474285T1 (de) | Chipkarte | |
SE0002834D0 (sv) | Electrochromic device based on nanochrystalline materials | |
WO2002091414A3 (en) | Intelligent circuit breaker module | |
IT1216730B (it) | Dispositivo di connessione ad innesto elettrico multipolare. | |
SE0100562D0 (sv) | Jordningselement | |
CA2214617A1 (en) | Nonreciprocal circuit device | |
TW373312B (en) | Semiconductor device, circuit board and combination of semiconductor device and circuit board | |
ATE261210T1 (de) | Programmierbare pufferschaltung | |
WO2001088983A3 (de) | Leistungshalbleitermodul | |
DE50113028D1 (de) | Leistungshalbleitermodul | |
DE69300241D1 (de) | Elektrische Anschlussklemme. | |
DE69900463D1 (de) | Gesicherte integrierte schaltungsanordnung durch verringerung der elektrischen charakeristiken | |
DE3581784D1 (de) | Signaltransmissionsschaltung in einer integrierten halbleiterschaltung. | |
WO2004051806A3 (en) | Flip-chip device having conductive connectors | |
TR199600160A2 (tr) | Bir elektriksel yükün acilip kapanmasini saglayan devre. | |
ATE336800T1 (de) | Elektrodenanordnung für elektrische einrichtungen mit flüssigmetall |