DE69510020D1 - Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung - Google Patents

Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung

Info

Publication number
DE69510020D1
DE69510020D1 DE69510020T DE69510020T DE69510020D1 DE 69510020 D1 DE69510020 D1 DE 69510020D1 DE 69510020 T DE69510020 T DE 69510020T DE 69510020 T DE69510020 T DE 69510020T DE 69510020 D1 DE69510020 D1 DE 69510020D1
Authority
DE
Germany
Prior art keywords
manufacturing
semiconductor device
insulated gate
gate semiconductor
vertical insulated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69510020T
Other languages
English (en)
Other versions
DE69510020T2 (de
Inventor
Hideki Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE69510020D1 publication Critical patent/DE69510020D1/de
Application granted granted Critical
Publication of DE69510020T2 publication Critical patent/DE69510020T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H01L29/0623—Buried supplementary region, e.g. buried guard ring
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
DE69510020T 1994-12-13 1995-12-01 Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung Expired - Lifetime DE69510020T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30910694A JP3307785B2 (ja) 1994-12-13 1994-12-13 絶縁ゲート型半導体装置

Publications (2)

Publication Number Publication Date
DE69510020D1 true DE69510020D1 (de) 1999-07-08
DE69510020T2 DE69510020T2 (de) 2000-03-02

Family

ID=17988965

Family Applications (2)

Application Number Title Priority Date Filing Date
DE69510020T Expired - Lifetime DE69510020T2 (de) 1994-12-13 1995-12-01 Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung
DE69530232T Expired - Lifetime DE69530232T2 (de) 1994-12-13 1995-12-01 Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung derselben

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE69530232T Expired - Lifetime DE69530232T2 (de) 1994-12-13 1995-12-01 Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung derselben

Country Status (5)

Country Link
US (1) US5864159A (de)
EP (2) EP0881692B1 (de)
JP (1) JP3307785B2 (de)
KR (1) KR100288906B1 (de)
DE (2) DE69510020T2 (de)

Families Citing this family (118)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0853818A4 (de) * 1995-08-21 1998-11-11 Siliconix Inc Niederspannungs-kurzkanal-graben-dmos-transistor
US6133587A (en) * 1996-01-23 2000-10-17 Denso Corporation Silicon carbide semiconductor device and process for manufacturing same
JP3410286B2 (ja) 1996-04-01 2003-05-26 三菱電機株式会社 絶縁ゲート型半導体装置
KR100223198B1 (ko) 1996-04-11 1999-10-15 다니구찌 이찌로오, 기타오카 다카시 높은 강복 전압을 갖는 반도체 장치 및 그 제조 방법
EP0893830A1 (de) * 1996-12-11 1999-01-27 The Kansai Electric Power Co., Inc. Halbleiteranordnung mit isoliertem gate
US6172398B1 (en) * 1997-08-11 2001-01-09 Magepower Semiconductor Corp. Trenched DMOS device provided with body-dopant redistribution-compensation region for preventing punch through and adjusting threshold voltage
JP3329707B2 (ja) * 1997-09-30 2002-09-30 株式会社東芝 半導体装置
US6429481B1 (en) * 1997-11-14 2002-08-06 Fairchild Semiconductor Corporation Field effect transistor and method of its manufacture
US6342709B1 (en) 1997-12-10 2002-01-29 The Kansai Electric Power Co., Inc. Insulated gate semiconductor device
US6200841B1 (en) * 1997-12-30 2001-03-13 Anam Semiconductor Inc. MOS transistor that inhibits punchthrough and method for fabricating the same
GB9808234D0 (en) * 1998-04-17 1998-06-17 Koninkl Philips Electronics Nv Mnufacture of trench-gate semiconductor devices
EP1081769A4 (de) 1998-04-27 2007-05-02 Mitsubishi Electric Corp Halbleiteranordnung und verfahren zur herstellung
US6084264A (en) * 1998-11-25 2000-07-04 Siliconix Incorporated Trench MOSFET having improved breakdown and on-resistance characteristics
US6351009B1 (en) * 1999-03-01 2002-02-26 Fairchild Semiconductor Corporation MOS-gated device having a buried gate and process for forming same
EP2261961B1 (de) * 1999-03-04 2019-07-17 Infineon Technologies AG Verfahren zur Herstellung einer vertikalen MOS-Transistoranordnung
DE19922187C2 (de) * 1999-05-12 2001-04-26 Siemens Ag Niederohmiges VDMOS-Halbleiterbauelement und Verfahren zu dessen Herstellung
US6373098B1 (en) * 1999-05-25 2002-04-16 Fairchild Semiconductor Corporation Trench-gated device having trench walls formed by selective epitaxial growth and process for forming device
JP2001015738A (ja) * 1999-06-29 2001-01-19 Toshiba Corp 半導体装置
US6204529B1 (en) * 1999-08-27 2001-03-20 Hsing Lan Lung 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate
EP1089343A3 (de) 1999-09-30 2003-12-17 Kabushiki Kaisha Toshiba Halbleiteranordnung mit Graben-Gate
JP2001284584A (ja) * 2000-03-30 2001-10-12 Toshiba Corp 半導体装置及びその製造方法
US6580123B2 (en) * 2000-04-04 2003-06-17 International Rectifier Corporation Low voltage power MOSFET device and process for its manufacture
US7229872B2 (en) 2000-04-04 2007-06-12 International Rectifier Corporation Low voltage power MOSFET device and process for its manufacture
JP4240752B2 (ja) * 2000-05-01 2009-03-18 富士電機デバイステクノロジー株式会社 半導体装置
US6472678B1 (en) * 2000-06-16 2002-10-29 General Semiconductor, Inc. Trench MOSFET with double-diffused body profile
JP4528460B2 (ja) * 2000-06-30 2010-08-18 株式会社東芝 半導体素子
US6555895B1 (en) 2000-07-17 2003-04-29 General Semiconductor, Inc. Devices and methods for addressing optical edge effects in connection with etched trenches
US6534828B1 (en) * 2000-09-19 2003-03-18 Fairchild Semiconductor Corporation Integrated circuit device including a deep well region and associated methods
CN1187839C (zh) * 2001-01-19 2005-02-02 三菱电机株式会社 半导体装置
KR100485556B1 (ko) * 2001-02-02 2005-04-27 미쓰비시덴키 가부시키가이샤 절연 게이트형 바이폴라 트랜지스터, 반도체 장치, 절연게이트형 바이폴라 트랜지스터의 제조 방법 및 반도체장치의 제조 방법
JP4823435B2 (ja) * 2001-05-29 2011-11-24 三菱電機株式会社 半導体装置及びその製造方法
JP4865166B2 (ja) * 2001-08-30 2012-02-01 新電元工業株式会社 トランジスタの製造方法、ダイオードの製造方法
US6551881B1 (en) * 2001-10-01 2003-04-22 Koninklijke Philips Electronics N.V. Self-aligned dual-oxide umosfet device and a method of fabricating same
GB0125710D0 (en) * 2001-10-26 2001-12-19 Koninkl Philips Electronics Nv Transistor device
US6838722B2 (en) * 2002-03-22 2005-01-04 Siliconix Incorporated Structures of and methods of fabricating trench-gated MIS devices
JP2004047967A (ja) * 2002-05-22 2004-02-12 Denso Corp 半導体装置及びその製造方法
JP3677489B2 (ja) 2002-05-29 2005-08-03 Ｎｅｃエレクトロニクス株式会社 縦型電界効果トランジスタ
US6943426B2 (en) * 2002-08-14 2005-09-13 Advanced Analogic Technologies, Inc. Complementary analog bipolar transistors with trench-constrained isolation diffusion
JP3964819B2 (ja) 2003-04-07 2007-08-22 株式会社東芝 絶縁ゲート型半導体装置
JP2005057235A (ja) * 2003-07-24 2005-03-03 Mitsubishi Electric Corp 絶縁ゲート型バイポーラトランジスタ及びその製造方法、並びに、インバータ回路
JP4799829B2 (ja) * 2003-08-27 2011-10-26 三菱電機株式会社 絶縁ゲート型トランジスタ及びインバータ回路
JP4538211B2 (ja) * 2003-10-08 2010-09-08 トヨタ自動車株式会社 絶縁ゲート型半導体装置およびその製造方法
KR100574317B1 (ko) * 2004-02-19 2006-04-26 삼성전자주식회사 게이트 구조물, 이를 갖는 반도체 장치 및 그 형성 방법
GB0403934D0 (en) * 2004-02-21 2004-03-24 Koninkl Philips Electronics Nv Trench-gate semiconductor devices and the manufacture thereof
JP4498796B2 (ja) * 2004-03-29 2010-07-07 トヨタ自動車株式会社 絶縁ゲート型半導体装置およびその製造方法
US7400014B2 (en) * 2004-04-20 2008-07-15 International Rectifier Corporation ACCUFET with schottky source contact
KR100830389B1 (ko) * 2004-05-12 2008-05-20 도요다 지도샤 가부시끼가이샤 절연 게이트형 반도체 장치
JP4721653B2 (ja) 2004-05-12 2011-07-13 トヨタ自動車株式会社 絶縁ゲート型半導体装置
DE102004029435B4 (de) * 2004-06-18 2017-02-16 Infineon Technologies Ag Feldplattentrenchtransistor
US7465986B2 (en) 2004-08-27 2008-12-16 International Rectifier Corporation Power semiconductor device including insulated source electrodes inside trenches
JP4491307B2 (ja) * 2004-09-21 2010-06-30 トヨタ自動車株式会社 半導体装置およびその製造方法
JP4857566B2 (ja) * 2005-01-27 2012-01-18 富士電機株式会社 絶縁ゲート型半導体装置とその製造方法
JP5048273B2 (ja) * 2006-05-10 2012-10-17 オンセミコンダクター・トレーディング・リミテッド 絶縁ゲート型半導体装置
JP5040240B2 (ja) * 2006-09-29 2012-10-03 三菱電機株式会社 絶縁ゲート型半導体装置
JP5128100B2 (ja) * 2006-09-29 2013-01-23 三菱電機株式会社 電力用半導体装置
JP5168876B2 (ja) * 2006-10-17 2013-03-27 富士電機株式会社 半導体装置およびその製造方法
DE102006056809B9 (de) * 2006-12-01 2009-01-15 Infineon Technologies Austria Ag Anschlussstruktur für ein elektronisches Bauelement
KR100791773B1 (ko) * 2006-12-27 2008-01-04 동부일렉트로닉스 주식회사 트랜치 게이트 모스 소자 제조 방법
KR100790257B1 (ko) * 2006-12-27 2008-01-02 동부일렉트로닉스 주식회사 반도체 소자 및 그 제조방법
US8330186B2 (en) * 2008-07-30 2012-12-11 Maxpower Semiconductor, Inc. Lateral devices containing permanent charge
US10062788B2 (en) * 2008-07-30 2018-08-28 Maxpower Semiconductor Inc. Semiconductor on insulator devices containing permanent charge
JP5666135B2 (ja) * 2007-01-09 2015-02-12 マックスパワー・セミコンダクター・インコーポレイテッドＭａｘｐｏｗｅｒ Ｓｅｍｉｃｏｎｄｕｃｔｏｒ Ｉｎｃ． 半導体装置
US8564057B1 (en) 2007-01-09 2013-10-22 Maxpower Semiconductor, Inc. Power devices, structures, components, and methods using lateral drift, fixed net charge, and shield
JP5383009B2 (ja) * 2007-07-17 2014-01-08 三菱電機株式会社 半導体装置の設計方法
US20090057713A1 (en) * 2007-08-31 2009-03-05 Infineon Technologies Austria Ag Semiconductor device with a semiconductor body
JP2009094203A (ja) 2007-10-05 2009-04-30 Denso Corp 炭化珪素半導体装置
US8704295B1 (en) 2008-02-14 2014-04-22 Maxpower Semiconductor, Inc. Schottky and MOSFET+Schottky structures, devices, and methods
WO2009102651A2 (en) * 2008-02-14 2009-08-20 Maxpower Semiconductor Inc. Edge termination with improved breakdown voltage
WO2009102684A2 (en) 2008-02-14 2009-08-20 Maxpower Semiconductor Inc. Semiconductor device structures and related processes
US7911021B2 (en) * 2008-06-02 2011-03-22 Maxpower Semiconductor Inc. Edge termination for semiconductor devices
WO2009151657A1 (en) * 2008-06-11 2009-12-17 Maxpower Semiconductor Inc. Super self-aligned trench mosfet devices, methods and systems
WO2009154882A2 (en) * 2008-06-20 2009-12-23 Maxpower Semiconductor Inc. Semiconductor power switches having trench gates
US8310001B2 (en) * 2008-07-15 2012-11-13 Maxpower Semiconductor Inc. MOSFET switch with embedded electrostatic charge
US8901638B2 (en) 2008-07-25 2014-12-02 Nxp B.V. Trench-gate semiconductor device
US7960783B2 (en) * 2008-08-25 2011-06-14 Maxpower Semiconductor Inc. Devices containing permanent charge
WO2010065428A2 (en) * 2008-12-01 2010-06-10 Maxpower Semiconductor Inc. Mos-gated power devices, methods, and integrated circuits
US7989293B2 (en) * 2009-02-24 2011-08-02 Maxpower Semiconductor, Inc. Trench device structure and fabrication
US8232579B2 (en) * 2009-03-11 2012-07-31 Infineon Technologies Austria Ag Semiconductor device and method for producing a semiconductor device
US8319278B1 (en) 2009-03-31 2012-11-27 Maxpower Semiconductor, Inc. Power device structures and methods using empty space zones
WO2010120704A2 (en) * 2009-04-13 2010-10-21 Maxpower Semiconductor Inc. Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges
US8847307B2 (en) 2010-04-13 2014-09-30 Maxpower Semiconductor, Inc. Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges
US8330214B2 (en) * 2009-05-28 2012-12-11 Maxpower Semiconductor, Inc. Power semiconductor device
JP5013436B2 (ja) 2009-06-04 2012-08-29 三菱電機株式会社 電力用半導体装置
US9425305B2 (en) 2009-10-20 2016-08-23 Vishay-Siliconix Structures of and methods of fabricating split gate MIS devices
US9419129B2 (en) 2009-10-21 2016-08-16 Vishay-Siliconix Split gate semiconductor device with curved gate oxide profile
JP5452195B2 (ja) * 2009-12-03 2014-03-26 株式会社 日立パワーデバイス 半導体装置及びそれを用いた電力変換装置
WO2011109559A2 (en) 2010-03-02 2011-09-09 Kyle Terrill Structures and methods of fabricating dual gate devices
DE102011079747A1 (de) 2010-07-27 2012-02-02 Denso Corporation Halbleitervorrichtung mit Schaltelement und Freilaufdiode, sowie Steuerverfahren hierfür
JP5634318B2 (ja) 2011-04-19 2014-12-03 三菱電機株式会社 半導体装置
KR101619580B1 (ko) 2011-05-18 2016-05-10 비쉐이-실리코닉스 반도체 장치
JP5798865B2 (ja) * 2011-09-29 2015-10-21 セイコーインスツル株式会社 半導体装置及びその製造方法
JP5825201B2 (ja) * 2012-03-05 2015-12-02 株式会社デンソー 半導体装置およびその製造方法
US8866222B2 (en) * 2012-03-07 2014-10-21 Infineon Technologies Austria Ag Charge compensation semiconductor device
TWI497608B (zh) * 2012-03-13 2015-08-21 Maxpower Semiconductor Inc Gold - oxygen Half - efficiency Electro - crystal Structure and Process Method
CN103367144A (zh) * 2012-03-26 2013-10-23 马克斯半导体股份有限公司 沟槽式井区电场屏蔽功率mosfet结构及制作方法
JP6047297B2 (ja) * 2012-04-09 2016-12-21 ルネサスエレクトロニクス株式会社 半導体装置
JP2013232533A (ja) * 2012-04-27 2013-11-14 Rohm Co Ltd 半導体装置および半導体装置の製造方法
JP6064371B2 (ja) * 2012-05-30 2017-01-25 株式会社デンソー 半導体装置
JP2014060336A (ja) 2012-09-19 2014-04-03 Toshiba Corp 半導体装置
JP6164636B2 (ja) 2013-03-05 2017-07-19 ローム株式会社 半導体装置
JP6164604B2 (ja) 2013-03-05 2017-07-19 ローム株式会社 半導体装置
US10249721B2 (en) 2013-04-04 2019-04-02 Infineon Technologies Austria Ag Semiconductor device including a gate trench and a source trench
US9666663B2 (en) 2013-08-09 2017-05-30 Infineon Technologies Ag Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device
US9076838B2 (en) 2013-09-13 2015-07-07 Infineon Technologies Ag Insulated gate bipolar transistor with mesa sections between cell trench structures and method of manufacturing
US9224854B2 (en) 2013-10-03 2015-12-29 Texas Instruments Incorporated Trench gate trench field plate vertical MOSFET
US9105679B2 (en) 2013-11-27 2015-08-11 Infineon Technologies Ag Semiconductor device and insulated gate bipolar transistor with barrier regions
US9385228B2 (en) 2013-11-27 2016-07-05 Infineon Technologies Ag Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device
US9553179B2 (en) 2014-01-31 2017-01-24 Infineon Technologies Ag Semiconductor device and insulated gate bipolar transistor with barrier structure
JP6022082B2 (ja) * 2014-07-11 2016-11-09 新電元工業株式会社 半導体装置及び半導体装置の製造方法
CN107078161A (zh) 2014-08-19 2017-08-18 维西埃-硅化物公司 电子电路
JP2016100466A (ja) * 2014-11-21 2016-05-30 トヨタ自動車株式会社 半導体装置及び半導体装置の製造方法
DE102015113493B4 (de) * 2015-08-14 2018-07-12 Infineon Technologies Ag Halbleiterbauelemente und eine Schaltung zum Steuern eines Feldeffekttransistors eines Halbleiterbauelements
JP6416143B2 (ja) 2016-03-16 2018-10-31 株式会社東芝 半導体装置
DE102018107568B4 (de) 2018-03-29 2021-01-07 Infineon Technologies Ag Leistungshalbleitertransistor, sowie Verfahren zur Verarbeitung eines Leistungshalbleitertransistors
JP7085975B2 (ja) * 2018-12-17 2022-06-17 三菱電機株式会社 半導体装置
US11217541B2 (en) 2019-05-08 2022-01-04 Vishay-Siliconix, LLC Transistors with electrically active chip seal ring and methods of manufacture
JP7379882B2 (ja) 2019-06-26 2023-11-15 富士電機株式会社 窒化物半導体装置
US11218144B2 (en) 2019-09-12 2022-01-04 Vishay-Siliconix, LLC Semiconductor device with multiple independent gates

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56167360A (en) * 1980-05-26 1981-12-23 Mitsubishi Electric Corp Diffused resistance element in semiconductor device
JPS598374A (ja) * 1982-07-05 1984-01-17 Matsushita Electronics Corp 縦型構造電界効果トランジスタの製造方法
US5082795A (en) * 1986-12-05 1992-01-21 General Electric Company Method of fabricating a field effect semiconductor device having a self-aligned structure
JPH01125858A (ja) * 1987-11-10 1989-05-18 Fujitsu Ltd 半導体装置およびその製造方法
JPH0783118B2 (ja) * 1988-06-08 1995-09-06 三菱電機株式会社 半導体装置およびその製造方法
US5072266A (en) 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
JPH0368173A (ja) * 1989-08-05 1991-03-25 Fuji Electric Co Ltd 半導体装置
JP2941405B2 (ja) * 1990-10-25 1999-08-25 株式会社東芝 半導体装置
JP2894820B2 (ja) * 1990-10-25 1999-05-24 株式会社東芝 半導体装置
US5168331A (en) * 1991-01-31 1992-12-01 Siliconix Incorporated Power metal-oxide-semiconductor field effect transistor
JPH0582792A (ja) * 1991-09-25 1993-04-02 Toshiba Corp 半導体装置の製造方法
JP2810821B2 (ja) * 1992-03-30 1998-10-15 三菱電機株式会社 半導体装置及びその製造方法
GB9215653D0 (en) * 1992-07-23 1992-09-09 Philips Electronics Uk Ltd A method of manufacturing a semiconductor device comprising an insulated gate field effect device
US5385853A (en) * 1992-12-02 1995-01-31 International Business Machines Corporation Method of fabricating a metal oxide semiconductor heterojunction field effect transistor (MOSHFET)
JP2561413B2 (ja) * 1993-02-23 1996-12-11 日産自動車株式会社 半導体装置

Also Published As

Publication number Publication date
EP0717450A2 (de) 1996-06-19
EP0717450A3 (de) 1997-01-08
KR960026962A (ko) 1996-07-22
DE69530232D1 (de) 2003-05-08
EP0881692A3 (de) 1998-12-16
DE69510020T2 (de) 2000-03-02
EP0717450B1 (de) 1999-06-02
JPH08167711A (ja) 1996-06-25
EP0881692A2 (de) 1998-12-02
US5864159A (en) 1999-01-26
JP3307785B2 (ja) 2002-07-24
EP0881692B1 (de) 2003-04-02
DE69530232T2 (de) 2004-02-05
KR100288906B1 (ko) 2001-06-01

Similar Documents

Publication Publication Date Title
DE69510020T2 (de) Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung
DE69628633D1 (de) Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung
DE69629069D1 (de) Bipolare Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung
DE69634594D1 (de) Halbleiterbauelement mit isoliertem Gate und Verfahren zu seiner Herstellung
DE69629251D1 (de) Vertikale MOS-Halbleiteranordnung mit versenktem Gate und Herstellungsverfahren
DE69527330T2 (de) Halbleiteranordnung und Herstellungsverfahren
EP0718892A3 (de) Halbleiterbauelement mit Bipolartransistor mit isolierter Gateelektrode und dessen Herstellungsverfahren
DE69533511D1 (de) Lichtemittierende halbleitervorrichtung und herstellungsverfahren
DE69721411D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69034157D1 (de) Bipolartransistor mit isolierter Gate-Elektrode und Verfahren zur Herstellung
DE69435205D1 (de) Dünne Halbleitervorrichtung und Herstellungsverfahren
DE69314368D1 (de) Halbleiterbauelement mit isoliertem Gate und dessen Herstellungsverfahren
DE69424728D1 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
DE69413602D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69534581D1 (de) Feld-Effekt-Halbleiterbauelement und sein Herstellungsverfahren
EP1009035A4 (de) Halbleiterbauelement mit isoliertem gatter und verfahren zu deren herstellung
GB2316227B (en) Insulated gate semiconductor device and method of manufacturing the same
DE69631315T2 (de) Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69637900D1 (de) Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren
DE69408248D1 (de) Bipolares Halbleiterbauelement und Herstellungsverfahren
DE69508302D1 (de) MOSFET mit LDD Struktur und Verfahren zur Herstellung
DE69227290D1 (de) Halbleiteranordnung und Verfahren zur Herstellung
DE69528683T2 (de) Halbleiterbauteil und Verfahren zur Herstellung desselben
DE69416619D1 (de) Halbleiterspeicheranordnung und Verfahren zur Herstellung
DE69413276D1 (de) Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung derselben

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)