KR970072193A - 다단 매립 배선구조 - Google Patents
다단 매립 배선구조 Download PDFInfo
- Publication number
- KR970072193A KR970072193A KR1019960056028A KR19960056028A KR970072193A KR 970072193 A KR970072193 A KR 970072193A KR 1019960056028 A KR1019960056028 A KR 1019960056028A KR 19960056028 A KR19960056028 A KR 19960056028A KR 970072193 A KR970072193 A KR 970072193A
- Authority
- KR
- South Korea
- Prior art keywords
- conductive
- layer
- groove
- wiring
- insulating layer
- Prior art date
Links
- 239000000463 material Substances 0.000 claims abstract 6
- 239000010410 layer Substances 0.000 claims 25
- 239000011247 coating layer Substances 0.000 claims 10
- 238000000034 method Methods 0.000 claims 4
- 238000004519 manufacturing process Methods 0.000 claims 2
- 239000004065 semiconductor Substances 0.000 claims 2
- 239000000758 substrate Substances 0.000 claims 2
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 238000000151 deposition Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 239000011248 coating agent Substances 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 230000003647 oxidation Effects 0.000 abstract 1
- 238000007254 oxidation reaction Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53233—Copper alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
IC의 다단 매립 배선구조는 채널 또는 홈내의 도전층상에 형성된 피복을 가지고, 노광의 헐레이션을 방지함으로써, 고정밀도인 구조를 형성할 수 있다. 도전층 재료로서 Cu재료가 사용되더라도, 배선저항이 여전히 작고, Cu의 확산 및 산화를 방지한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1의 실시의 형태에 따른 IC의 다단 매립 배선구조의 단면도.
Claims (3)
- 반도체 기판상의 제1의 절연층중에 형성된 제1의 배선구조용 홈 또는 채널과; 해당 제1의 홈에 매립된 제1의 배선용 제1의 도전층과; 상기 제1의 도전층을 피복하고 상기 제1의 도전층과 도통하며, 제2의 절연층의 패터닝시의 노광의 헐레이션을 방지하는 기능을 가지는 도전성 피복층과; 상기 제1의 절연층 및 도전성 피복층상에 형성되고, 비어 홀을 가지는 제2의 절연층과; 해당 비어 홀내에 형성되고, 제2의 도전층과 상기 제1의 도전성 피복층을 접속하는 도전성 접속부와; 제2의 배선구조용 홈을 가지는 제3의 절연층과; 상기 도전성 접속부와 접속되는 제2의 배선용 제2의 도전층을 구비하는 것을 특징으로 하는 IC의 다단 매립 배선구조.
- 1) 제1의 배선 형성 공정. 2) 제1의 접속부 형성 공정 및 3) 제2의 배선 형성 공정을 구비하는 IC의 다단매립 배선구조의 제조방법에 있어서, 1) 상기 제1의 배선 형성 공정은 반도체 기판상의 제1의 절연층중에 제1의 매립 배선용 홈을 형성하는 공정과; 상기 홈에 제1의 도전층 및 제1의 도전 피복층을 순차 매립하는 공정으로 이루어지고, 2) 상기 제1의 접속부 형성 공정은 상기 제1의 절연층 및 상기 제1의 도전성 피복층상에 제2의 절연층을 형성하는 공정과; 상기 제1의 도전성 피복층상의 상기 제2의 절연층의 부분에 비어 홀을 형성하는 공정과; 상기 비어 홀내에 상기 제1의 도전성 피복층과 접속하는 도전성 접속부를 매립하는 공정으로 이루어지고, 3) 상기 제2의 배선 형성 공정은 상기 제2의 절연층과 도전성 접속부상에 제3의 절연층을 형성하는 공정과; 상기 도전성 접속부상에 상기 제3의 절연층상의 제2의 배선용 홈을 형성하는 공정과; 상기 홈에 상기 도전성 접속부와 접속한 제2의 도전층을 매립하는 공정으로 이루어지는 것을 특징으로 하는 IC의 다단 매립 배선구조의 제조방법.
- 제2항에 있어서, 상기 제1의 홈에 제1의 도전층 및 제1의 도전성 피복층을 순차 형성하는 공정은 상기 제1의 절연층상 및 제1의 홈내에 도전층재료를 퇴적하는 공정과; CMP에 의해 상기 제1의 홈내에만 상기 도전층재료가 남도록 도전층 재료의 상면을 평탄화하는 공정과; 상기 제1의 홈내의 도전층재료의 상부의 리세스를 형성하는 공정과; 상기 리세스에 도전성 피복층을 매립하는 공정으로 이루어지는 것을 특징으로 하는 IC의 다단 매립 배선구조의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP96-089507 | 1996-04-11 | ||
JP08950796A JP3304754B2 (ja) | 1996-04-11 | 1996-04-11 | 集積回路の多段埋め込み配線構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970072193A true KR970072193A (ko) | 1997-11-07 |
KR100218869B1 KR100218869B1 (ko) | 1999-09-01 |
Family
ID=13972706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960056028A KR100218869B1 (ko) | 1996-04-11 | 1996-11-21 | 다단 매립 배선구조 |
Country Status (4)
Country | Link |
---|---|
US (2) | US5793112A (ko) |
JP (1) | JP3304754B2 (ko) |
KR (1) | KR100218869B1 (ko) |
TW (1) | TW337030B (ko) |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6020640A (en) * | 1996-12-19 | 2000-02-01 | Texas Instruments Incorporated | Thick plated interconnect and associated auxillary interconnect |
US5891802A (en) * | 1997-07-23 | 1999-04-06 | Advanced Micro Devices, Inc. | Method for fabricating a metallization stack structure to improve electromigration resistance and keep low resistivity of ULSI interconnects |
TW400621B (en) * | 1998-01-26 | 2000-08-01 | United Microelectronics Corp | Metallization structure and the manufacture method thereof |
JPH11283985A (ja) * | 1998-03-27 | 1999-10-15 | Seiko Epson Corp | 半導体装置およびその製造方法 |
US6372633B1 (en) * | 1998-07-08 | 2002-04-16 | Applied Materials, Inc. | Method and apparatus for forming metal interconnects |
US6150257A (en) * | 1998-08-28 | 2000-11-21 | Micron Technology, Inc. | Plasma treatment of an interconnect surface during formation of an interlayer dielectric |
US7338908B1 (en) * | 2003-10-20 | 2008-03-04 | Novellus Systems, Inc. | Method for fabrication of semiconductor interconnect structure with reduced capacitance, leakage current, and improved breakdown voltage |
JP4095731B2 (ja) | 1998-11-09 | 2008-06-04 | 株式会社ルネサステクノロジ | 半導体装置の製造方法及び半導体装置 |
JP2000150644A (ja) | 1998-11-10 | 2000-05-30 | Mitsubishi Electric Corp | 半導体デバイスの製造方法 |
US6319833B1 (en) * | 1998-12-07 | 2001-11-20 | Advanced Micro Devices, Inc. | Chemically preventing copper dendrite formation and growth by spraying |
JP3708732B2 (ja) | 1998-12-25 | 2005-10-19 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
US6157081A (en) * | 1999-03-10 | 2000-12-05 | Advanced Micro Devices, Inc. | High-reliability damascene interconnect formation for semiconductor fabrication |
JP3236576B2 (ja) * | 1999-03-24 | 2001-12-10 | キヤノン販売株式会社 | 層間絶縁膜の形成方法、化学的気相成長装置、及び半導体装置 |
US6030896A (en) * | 1999-04-21 | 2000-02-29 | National Semiconductor Corporation | Self-aligned copper interconnect architecture with enhanced copper diffusion barrier |
US6261950B1 (en) * | 1999-10-18 | 2001-07-17 | Infineon Technologies Ag | Self-aligned metal caps for interlevel metal connections |
JP2001176967A (ja) * | 1999-12-21 | 2001-06-29 | Nec Corp | 半導体装置及びその製造方法 |
JP3772059B2 (ja) * | 2000-01-25 | 2006-05-10 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
JP4064595B2 (ja) * | 2000-03-28 | 2008-03-19 | 株式会社東芝 | 半導体装置の製造方法 |
KR100367734B1 (ko) * | 2000-01-27 | 2003-01-10 | 주식회사 하이닉스반도체 | 반도체 소자의 배선형성 방법 |
US6368953B1 (en) * | 2000-05-09 | 2002-04-09 | International Business Machines Corporation | Encapsulated metal structures for semiconductor devices and MIM capacitors including the same |
JP4425432B2 (ja) * | 2000-06-20 | 2010-03-03 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
US6909354B2 (en) * | 2001-02-08 | 2005-06-21 | Interlink Electronics, Inc. | Electronic pressure sensitive transducer apparatus and method for manufacturing same |
JP2002252281A (ja) * | 2001-02-27 | 2002-09-06 | Sony Corp | 半導体装置およびその製造方法 |
US6461914B1 (en) * | 2001-08-29 | 2002-10-08 | Motorola, Inc. | Process for making a MIM capacitor |
US7183193B2 (en) * | 2001-12-28 | 2007-02-27 | Micrel, Inc. | Integrated device technology using a buried power buss for major device and circuit advantages |
KR100462762B1 (ko) * | 2002-06-18 | 2004-12-20 | 동부전자 주식회사 | 반도체 소자의 구리 배선 형성 방법 |
US6770491B2 (en) * | 2002-08-07 | 2004-08-03 | Micron Technology, Inc. | Magnetoresistive memory and method of manufacturing the same |
US7825516B2 (en) * | 2002-12-11 | 2010-11-02 | International Business Machines Corporation | Formation of aligned capped metal lines and interconnections in multilevel semiconductor structures |
US6975032B2 (en) | 2002-12-16 | 2005-12-13 | International Business Machines Corporation | Copper recess process with application to selective capping and electroless plating |
US7050045B2 (en) * | 2003-01-07 | 2006-05-23 | Interlink Electronics, Inc. | Miniature highly manufacturable mouse pointing device |
CN100341135C (zh) * | 2003-03-28 | 2007-10-03 | 富士通株式会社 | 半导体装置 |
US7972970B2 (en) | 2003-10-20 | 2011-07-05 | Novellus Systems, Inc. | Fabrication of semiconductor interconnect structure |
US8158532B2 (en) * | 2003-10-20 | 2012-04-17 | Novellus Systems, Inc. | Topography reduction and control by selective accelerator removal |
US7531463B2 (en) * | 2003-10-20 | 2009-05-12 | Novellus Systems, Inc. | Fabrication of semiconductor interconnect structure |
US8530359B2 (en) * | 2003-10-20 | 2013-09-10 | Novellus Systems, Inc. | Modulated metal removal using localized wet etching |
US8372757B2 (en) | 2003-10-20 | 2013-02-12 | Novellus Systems, Inc. | Wet etching methods for copper removal and planarization in semiconductor processing |
KR100590205B1 (ko) * | 2004-01-12 | 2006-06-15 | 삼성전자주식회사 | 반도체 장치의 배선 구조체 및 그 형성 방법 |
JP2005244031A (ja) * | 2004-02-27 | 2005-09-08 | Nec Electronics Corp | 半導体装置およびその製造方法 |
US7605082B1 (en) | 2005-10-13 | 2009-10-20 | Novellus Systems, Inc. | Capping before barrier-removal IC fabrication method |
JP2006080559A (ja) * | 2005-10-31 | 2006-03-23 | Toshiba Corp | 半導体装置の製造方法、半導体製造装置及び半導体装置 |
KR100729126B1 (ko) * | 2005-11-15 | 2007-06-14 | 동부일렉트로닉스 주식회사 | 반도체 소자의 금속 배선 및 그 형성 방법 |
US7573464B2 (en) * | 2006-07-20 | 2009-08-11 | Interlink Electronics, Inc. | Shape adaptable resistive touchpad |
JP2009026989A (ja) * | 2007-07-20 | 2009-02-05 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
DE102008030849B4 (de) * | 2008-06-30 | 2013-12-19 | Advanced Micro Devices, Inc. | Verfahren zur Reduzierung der Leckströme in dielektrischen Materialien mit Metallgebieten und einer Metalldeckschicht in Halbleiterbauelementen |
EP2345069B1 (en) * | 2008-10-27 | 2016-02-17 | Nxp B.V. | Method of manufacturing a biocompatible electrode |
KR20120080595A (ko) | 2009-09-02 | 2012-07-17 | 노벨러스 시스템즈, 인코포레이티드 | 감소된 등방성 에칭제 물질 소비 및 폐기물 발생 |
US8536561B2 (en) | 2011-10-17 | 2013-09-17 | Micron Technology, Inc. | Memory cells and memory cell arrays |
US20140248767A1 (en) * | 2013-03-01 | 2014-09-04 | Micron Technology, Inc. | Methods Of Fabricating Integrated Circuitry |
US9691981B2 (en) | 2013-05-22 | 2017-06-27 | Micron Technology, Inc. | Memory cell structures |
KR102481037B1 (ko) | 2014-10-01 | 2022-12-27 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 배선층 및 그 제작 방법 |
KR20210150593A (ko) * | 2016-03-25 | 2021-12-10 | 쇼와덴코머티리얼즈가부시끼가이샤 | 유기 인터포저 및 유기 인터포저의 제조 방법 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07114214B2 (ja) * | 1987-08-03 | 1995-12-06 | 三菱電機株式会社 | 半導体装置 |
US5008730A (en) * | 1988-10-03 | 1991-04-16 | International Business Machines Corporation | Contact stud structure for semiconductor devices |
US4933743A (en) * | 1989-03-11 | 1990-06-12 | Fairchild Semiconductor Corporation | High performance interconnect system for an integrated circuit |
US5164699A (en) * | 1990-12-17 | 1992-11-17 | Hughes Aircraft Company | Via resistors within-multi-layer, 3 dimensional structures substrates |
US5262354A (en) * | 1992-02-26 | 1993-11-16 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
JP2756887B2 (ja) * | 1992-03-02 | 1998-05-25 | 三菱電機株式会社 | 半導体装置の導電層接続構造およびその製造方法 |
JP2705476B2 (ja) * | 1992-08-07 | 1998-01-28 | ヤマハ株式会社 | 半導体装置の製造方法 |
JP2970255B2 (ja) * | 1992-10-06 | 1999-11-02 | 日本電気株式会社 | 金属配線の形成方法 |
JP2570139B2 (ja) * | 1993-10-29 | 1997-01-08 | 日本電気株式会社 | 半導体装置の埋め込み配線の形成方法 |
JP3297220B2 (ja) * | 1993-10-29 | 2002-07-02 | 株式会社東芝 | 半導体装置の製造方法および半導体装置 |
US5442235A (en) * | 1993-12-23 | 1995-08-15 | Motorola Inc. | Semiconductor device having an improved metal interconnect structure |
-
1996
- 1996-04-11 JP JP08950796A patent/JP3304754B2/ja not_active Expired - Fee Related
- 1996-09-16 TW TW085111316A patent/TW337030B/zh not_active IP Right Cessation
- 1996-09-18 US US08/715,446 patent/US5793112A/en not_active Expired - Fee Related
- 1996-11-21 KR KR1019960056028A patent/KR100218869B1/ko not_active IP Right Cessation
-
1998
- 1998-05-14 US US09/078,510 patent/US6184124B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP3304754B2 (ja) | 2002-07-22 |
KR100218869B1 (ko) | 1999-09-01 |
TW337030B (en) | 1998-07-21 |
JPH09283520A (ja) | 1997-10-31 |
US5793112A (en) | 1998-08-11 |
US6184124B1 (en) | 2001-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970072193A (ko) | 다단 매립 배선구조 | |
US5055426A (en) | Method for forming a multilevel interconnect structure on a semiconductor wafer | |
KR970067543A (ko) | 반도체 장치의 제조 방법 | |
WO2002023625A3 (en) | Semiconductor device and fabrication method therefor | |
KR970063804A (ko) | 반도체장치 및 그 제조방법 | |
EP1148543A3 (en) | Semiconductor device and process of manufacturing the same | |
KR960026644A (ko) | 반도체 장치의 배선구조 및 그의 제조방법 | |
KR970075681A (ko) | 반도체 장치의 제조 방법 | |
KR910013507A (ko) | 반도체장치의 제조방법 | |
KR920018849A (ko) | 반도체장치 및 그의 제조방법 | |
JP2000003961A5 (ko) | ||
EP0802564A3 (en) | Semiconductor device having high resistive element including high melting point metal | |
KR970063677A (ko) | 멀티레벨 상호 접속 반도체 장치와 제조 방법 | |
EP0936668A3 (en) | Method of producing thin film transistor | |
EP0939437A3 (en) | Planarization of wiring layers | |
KR980005436A (ko) | 돌출형 텅스텐-플러그를 구비한 배선막 구조 및 그 제조방법 | |
KR970023630A (ko) | 반도체 소자 제조방법 | |
KR970052364A (ko) | 반도체 장치의 콘택 형성 방법 | |
KR970030393A (ko) | 반도체 장치의 제조방법 | |
KR970018048A (ko) | 반도체 장치의 비아 콘택(via contact) 형성방법 | |
KR960002636A (ko) | 금속 층간 절연막 형성 방법 | |
KR890007389A (ko) | 다층배선 형성방법 | |
KR950027946A (ko) | 반도체 소자의 금속배선 콘택 제조방법 | |
KR970053197A (ko) | 반도체 장치의 패드부 | |
KR19980056112A (ko) | 반도체 장치의 금속콘택 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080530 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |