JP5663662B2 - 組立て後に平坦化される超小型電子素子 - Google Patents
組立て後に平坦化される超小型電子素子 Download PDFInfo
- Publication number
- JP5663662B2 JP5663662B2 JP2013521758A JP2013521758A JP5663662B2 JP 5663662 B2 JP5663662 B2 JP 5663662B2 JP 2013521758 A JP2013521758 A JP 2013521758A JP 2013521758 A JP2013521758 A JP 2013521758A JP 5663662 B2 JP5663662 B2 JP 5663662B2
- Authority
- JP
- Japan
- Prior art keywords
- microelectronic
- carrier structure
- microelectronic unit
- recess
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/092—Manufacture or treatment of dielectric parts thereof by smoothing the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/08—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs
- H10W70/09—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs extending onto an encapsulation that laterally surrounds the chip or wafer, e.g. fan-out wafer level package [FOWLP] RDLs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
- H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/099—Connecting interconnections to insulating or insulated package substrates, interposers or redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/40—Leadframes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/688—Flexible insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/241—Dispositions, e.g. layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9413—Dispositions of bond pads on encapsulations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
- H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
- H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
- H10W74/142—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations exposing the passive side of the semiconductor body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/752—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between stacked chips
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/842,587 | 2010-07-23 | ||
| US12/842,587 US8847376B2 (en) | 2010-07-23 | 2010-07-23 | Microelectronic elements with post-assembly planarization |
| PCT/US2010/052792 WO2012011933A1 (en) | 2010-07-23 | 2010-10-15 | Microelectronic elements with post-assembly planarization |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014245665A Division JP5986178B2 (ja) | 2010-07-23 | 2014-12-04 | 超小型電子ユニット |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013535834A JP2013535834A (ja) | 2013-09-12 |
| JP2013535834A5 JP2013535834A5 (enExample) | 2013-12-05 |
| JP5663662B2 true JP5663662B2 (ja) | 2015-02-04 |
Family
ID=45493456
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013521758A Active JP5663662B2 (ja) | 2010-07-23 | 2010-10-15 | 組立て後に平坦化される超小型電子素子 |
| JP2014245665A Active JP5986178B2 (ja) | 2010-07-23 | 2014-12-04 | 超小型電子ユニット |
| JP2016151228A Active JP6321095B2 (ja) | 2010-07-23 | 2016-08-01 | 超小型電子ユニット |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014245665A Active JP5986178B2 (ja) | 2010-07-23 | 2014-12-04 | 超小型電子ユニット |
| JP2016151228A Active JP6321095B2 (ja) | 2010-07-23 | 2016-08-01 | 超小型電子ユニット |
Country Status (8)
| Country | Link |
|---|---|
| US (5) | US8847376B2 (enExample) |
| EP (1) | EP2596689B1 (enExample) |
| JP (3) | JP5663662B2 (enExample) |
| KR (3) | KR101736890B1 (enExample) |
| CN (2) | CN103222353B (enExample) |
| BR (1) | BR112013001774A2 (enExample) |
| TW (1) | TWI470751B (enExample) |
| WO (1) | WO2012011933A1 (enExample) |
Families Citing this family (192)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8569876B2 (en) | 2006-11-22 | 2013-10-29 | Tessera, Inc. | Packaged semiconductor chips with array |
| US9941195B2 (en) | 2009-11-10 | 2018-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical metal insulator metal capacitor |
| US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
| US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
| US8598695B2 (en) | 2010-07-23 | 2013-12-03 | Tessera, Inc. | Active chip on carrier or laminated chip having microelectronic element embedded therein |
| US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
| US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
| US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
| US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
| US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
| US8502340B2 (en) | 2010-12-09 | 2013-08-06 | Tessera, Inc. | High density three-dimensional integrated capacitors |
| US8742541B2 (en) | 2010-12-09 | 2014-06-03 | Tessera, Inc. | High density three-dimensional integrated capacitors |
| US8841765B2 (en) | 2011-04-22 | 2014-09-23 | Tessera, Inc. | Multi-chip module with stacked face-down connected dies |
| US8975751B2 (en) | 2011-04-22 | 2015-03-10 | Tessera, Inc. | Vias in porous substrates |
| US11830845B2 (en) | 2011-05-03 | 2023-11-28 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
| KR101128063B1 (ko) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 |
| US8552518B2 (en) | 2011-06-09 | 2013-10-08 | Optiz, Inc. | 3D integrated microelectronic assembly with stress reducing interconnects |
| US8723049B2 (en) | 2011-06-09 | 2014-05-13 | Tessera, Inc. | Low-stress TSV design using conductive particles |
| US8546951B2 (en) | 2011-06-09 | 2013-10-01 | Optiz, Inc. | 3D integration microelectronic assembly for integrated circuit devices |
| US8546900B2 (en) * | 2011-06-09 | 2013-10-01 | Optiz, Inc. | 3D integration microelectronic assembly for integrated circuit devices |
| US8502390B2 (en) | 2011-07-12 | 2013-08-06 | Tessera, Inc. | De-skewed multi-die packages |
| US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
| US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
| US8604576B2 (en) | 2011-07-19 | 2013-12-10 | Opitz, Inc. | Low stress cavity package for back side illuminated image sensor, and method of making same |
| US9018725B2 (en) | 2011-09-02 | 2015-04-28 | Optiz, Inc. | Stepped package for image sensor and method of making same |
| EP2769409A1 (en) | 2011-10-03 | 2014-08-27 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
| US8345441B1 (en) | 2011-10-03 | 2013-01-01 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
| WO2013052544A1 (en) | 2011-10-03 | 2013-04-11 | Invensas Corporation | Stub minimization with terminal grids offset from center of package |
| US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
| US8513813B2 (en) | 2011-10-03 | 2013-08-20 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
| US8659142B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
| US8436477B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
| US8525327B2 (en) | 2011-10-03 | 2013-09-03 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
| WO2013052372A2 (en) | 2011-10-03 | 2013-04-11 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
| US8436457B2 (en) * | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
| US9105483B2 (en) | 2011-10-17 | 2015-08-11 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US8796800B2 (en) | 2011-11-21 | 2014-08-05 | Optiz, Inc. | Interposer package for CMOS image sensor and method of making same |
| US8432011B1 (en) | 2011-12-06 | 2013-04-30 | Optiz, Inc. | Wire bond interposer package for CMOS image sensor and method of making same |
| US20130154106A1 (en) * | 2011-12-14 | 2013-06-20 | Broadcom Corporation | Stacked Packaging Using Reconstituted Wafers |
| US8570669B2 (en) | 2012-01-23 | 2013-10-29 | Optiz, Inc | Multi-layer polymer lens and method of making same |
| US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
| US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
| US8692344B2 (en) | 2012-03-16 | 2014-04-08 | Optiz, Inc | Back side illuminated image sensor architecture, and method of making same |
| FR2988712B1 (fr) * | 2012-04-02 | 2014-04-11 | St Microelectronics Rousset | Circuit integre equipe d'un dispositif de detection de son orientation spatiale et/ou d'un changement de cette orientation. |
| US9233511B2 (en) | 2012-05-10 | 2016-01-12 | Optiz, Inc. | Method of making stamped multi-layer polymer lens |
| US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US8921759B2 (en) | 2012-07-26 | 2014-12-30 | Optiz, Inc. | Integrated image sensor package with liquid crystal lens |
| US9391008B2 (en) * | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
| US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
| US9064977B2 (en) | 2012-08-22 | 2015-06-23 | Freescale Semiconductor Inc. | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
| US9093457B2 (en) | 2012-08-22 | 2015-07-28 | Freescale Semiconductor Inc. | Stacked microelectronic packages having patterned sidewall conductors and methods for the fabrication thereof |
| US9190390B2 (en) | 2012-08-22 | 2015-11-17 | Freescale Semiconductor Inc. | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
| US8846447B2 (en) | 2012-08-23 | 2014-09-30 | Invensas Corporation | Thin wafer handling and known good die test method |
| US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
| US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
| US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
| US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
| US8759930B2 (en) | 2012-09-10 | 2014-06-24 | Optiz, Inc. | Low profile image sensor package |
| US8963335B2 (en) | 2012-09-13 | 2015-02-24 | Invensas Corporation | Tunable composite interposer |
| KR101419600B1 (ko) * | 2012-11-20 | 2014-07-17 | 앰코 테크놀로지 코리아 주식회사 | 지문인식센서 패키지 및 그 제조 방법 |
| US9076785B2 (en) | 2012-12-11 | 2015-07-07 | Invensas Corporation | Method and structures for via substrate repair and assembly |
| JP2014165210A (ja) * | 2013-02-21 | 2014-09-08 | Fujitsu Component Ltd | モジュール基板 |
| US9190443B2 (en) | 2013-03-12 | 2015-11-17 | Optiz Inc. | Low profile image sensor |
| US9219091B2 (en) | 2013-03-12 | 2015-12-22 | Optiz, Inc. | Low profile sensor module and method of making same |
| US9299670B2 (en) | 2013-03-14 | 2016-03-29 | Freescale Semiconductor, Inc. | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
| US9524950B2 (en) | 2013-05-31 | 2016-12-20 | Freescale Semiconductor, Inc. | Stacked microelectronic packages having sidewall conductors and methods for the fabrication thereof |
| US9142695B2 (en) | 2013-06-03 | 2015-09-22 | Optiz, Inc. | Sensor package with exposed sensor array and method of making same |
| US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
| US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
| US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
| EP3036766A4 (en) | 2013-08-21 | 2017-09-06 | Intel Corporation | Bumpless die-package interface for bumpless build-up layer (bbul) |
| US9496247B2 (en) * | 2013-08-26 | 2016-11-15 | Optiz, Inc. | Integrated camera module and method of making same |
| US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
| US9461190B2 (en) | 2013-09-24 | 2016-10-04 | Optiz, Inc. | Low profile sensor package with cooling feature and method of making same |
| US9036363B2 (en) | 2013-09-30 | 2015-05-19 | Freescale Semiconductor, Inc. | Devices and stacked microelectronic packages with parallel conductors and intra-conductor isolator structures and methods of their fabrication |
| US9025340B2 (en) | 2013-09-30 | 2015-05-05 | Freescale Semiconductor, Inc. | Devices and stacked microelectronic packages with in-trench package surface conductors and methods of their fabrication |
| US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
| US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
| US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| CN104681510A (zh) * | 2013-12-03 | 2015-06-03 | 晟碟信息科技(上海)有限公司 | 用于嵌入半导体裸片的桥结构 |
| US9263420B2 (en) | 2013-12-05 | 2016-02-16 | Freescale Semiconductor, Inc. | Devices and stacked microelectronic packages with package surface conductors and methods of their fabrication |
| US9305911B2 (en) * | 2013-12-05 | 2016-04-05 | Freescale Semiconductor, Inc. | Devices and stacked microelectronic packages with package surface conductors and adjacent trenches and methods of their fabrication |
| US9496297B2 (en) | 2013-12-05 | 2016-11-15 | Optiz, Inc. | Sensor package with cooling feature and method of making same |
| US9735032B2 (en) | 2013-12-06 | 2017-08-15 | Enablink Technologies Limited | System and method for manufacturing a fabricated carrier |
| US9786518B2 (en) | 2013-12-06 | 2017-10-10 | Enablink Technologies Limited | System and method for manufacturing a cavity down fabricated carrier |
| CN104766805A (zh) | 2013-12-06 | 2015-07-08 | 毅宝力科技有限公司 | 制造装配载体的系统和方法 |
| US9667900B2 (en) | 2013-12-09 | 2017-05-30 | Optiz, Inc. | Three dimensional system-on-chip image sensor package |
| US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| KR20150086779A (ko) * | 2014-01-20 | 2015-07-29 | 재단법인 다차원 스마트 아이티 융합시스템 연구단 | 소자 패키지 및 그 제작 방법 |
| US9466554B2 (en) * | 2014-02-13 | 2016-10-11 | Qualcomm Incorporated | Integrated device comprising via with side barrier layer traversing encapsulation layer |
| US9355997B2 (en) | 2014-03-12 | 2016-05-31 | Invensas Corporation | Integrated circuit assemblies with reinforcement frames, and methods of manufacture |
| US20150262902A1 (en) * | 2014-03-12 | 2015-09-17 | Invensas Corporation | Integrated circuits protected by substrates with cavities, and methods of manufacture |
| US9087759B1 (en) * | 2014-03-28 | 2015-07-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming an image sensor device and method of forming the same |
| DE102014206601A1 (de) * | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
| DE102014206608A1 (de) | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
| KR102146131B1 (ko) * | 2014-04-07 | 2020-08-21 | 에스케이하이닉스 주식회사 | 패키지 적층 소자 |
| US9305874B2 (en) | 2014-04-13 | 2016-04-05 | Infineon Technologies Ag | Baseplate for an electronic module and method of manufacturing the same |
| US9985063B2 (en) | 2014-04-22 | 2018-05-29 | Optiz, Inc. | Imaging device with photo detectors and color filters arranged by color transmission characteristics and absorption coefficients |
| US9524917B2 (en) | 2014-04-23 | 2016-12-20 | Optiz, Inc. | Chip level heat dissipation using silicon |
| US9165793B1 (en) | 2014-05-02 | 2015-10-20 | Invensas Corporation | Making electrical components in handle wafers of integrated circuit packages |
| US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
| US9741649B2 (en) | 2014-06-04 | 2017-08-22 | Invensas Corporation | Integrated interposer solutions for 2D and 3D IC packaging |
| US9412806B2 (en) | 2014-06-13 | 2016-08-09 | Invensas Corporation | Making multilayer 3D capacitors using arrays of upstanding rods or ridges |
| US10257937B2 (en) | 2014-07-07 | 2019-04-09 | Infineon Technologies Austria Ag | Device for electrically coupling a plurality of semiconductor device layers by a common conductive layer |
| US9252127B1 (en) | 2014-07-10 | 2016-02-02 | Invensas Corporation | Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture |
| JP6554338B2 (ja) * | 2014-07-28 | 2019-07-31 | ローム株式会社 | 半導体装置 |
| US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
| US9666730B2 (en) | 2014-08-18 | 2017-05-30 | Optiz, Inc. | Wire bond sensor package |
| TWI560827B (en) * | 2014-09-15 | 2016-12-01 | Siliconware Precision Industries Co Ltd | Semiconductor package and its carrier structure and method of manufacture |
| US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
| CN105704924A (zh) * | 2014-11-24 | 2016-06-22 | 深南电路有限公司 | 一种封装基板的方法及电路板 |
| TWI571983B (zh) * | 2014-11-25 | 2017-02-21 | 矽品精密工業股份有限公司 | 電子封裝件及其製法 |
| US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
| US10388607B2 (en) | 2014-12-17 | 2019-08-20 | Nxp Usa, Inc. | Microelectronic devices with multi-layer package surface conductors and methods of their fabrication |
| US9693488B2 (en) * | 2015-02-13 | 2017-06-27 | Deere & Company | Electronic assembly with one or more heat sinks |
| US9543347B2 (en) | 2015-02-24 | 2017-01-10 | Optiz, Inc. | Stress released image sensor package structure and method |
| US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
| US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
| US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
| US10090241B2 (en) * | 2015-05-29 | 2018-10-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Device, package structure and method of forming the same |
| CN105047628B (zh) * | 2015-06-05 | 2017-08-22 | 苏州迈瑞微电子有限公司 | 晶圆级芯片tsv封装结构及其封装方法 |
| US9478504B1 (en) | 2015-06-19 | 2016-10-25 | Invensas Corporation | Microelectronic assemblies with cavities, and methods of fabrication |
| US10276541B2 (en) | 2015-06-30 | 2019-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D package structure and methods of forming same |
| CN105023900A (zh) * | 2015-08-11 | 2015-11-04 | 华天科技(昆山)电子有限公司 | 埋入硅基板扇出型封装结构及其制造方法 |
| US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
| US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
| US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
| US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
| US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
| US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
| US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
| US10083888B2 (en) * | 2015-11-19 | 2018-09-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
| JP6862087B2 (ja) * | 2015-12-11 | 2021-04-21 | 株式会社アムコー・テクノロジー・ジャパン | 配線基板、配線基板を有する半導体パッケージ、およびその製造方法 |
| US10224269B2 (en) * | 2015-12-17 | 2019-03-05 | International Business Machines Corporation | Element place on laminates |
| US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
| CN105575913B (zh) * | 2016-02-23 | 2019-02-01 | 华天科技(昆山)电子有限公司 | 埋入硅基板扇出型3d封装结构 |
| US11114353B2 (en) * | 2016-03-30 | 2021-09-07 | Intel Corporation | Hybrid microelectronic substrates |
| JP6761592B2 (ja) * | 2016-03-31 | 2020-09-30 | 大日本印刷株式会社 | 電子デバイス及びその製造方法 |
| US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
| JP6716363B2 (ja) | 2016-06-28 | 2020-07-01 | 株式会社アムコー・テクノロジー・ジャパン | 半導体パッケージ及びその製造方法 |
| WO2018004686A1 (en) * | 2016-07-01 | 2018-01-04 | Intel Corporation | Device, method and system for providing recessed interconnect structures of a substrate |
| US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
| US11189576B2 (en) | 2016-08-24 | 2021-11-30 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and a method of manufacturing the same |
| CN106129023A (zh) * | 2016-08-30 | 2016-11-16 | 华天科技(昆山)电子有限公司 | 双面贴装的扇出封装结构及封装方法 |
| KR102506428B1 (ko) * | 2016-09-30 | 2023-03-06 | 삼성전자 주식회사 | 전자 장치 및 이의 노이즈 제어 방법 |
| KR102537528B1 (ko) * | 2016-10-19 | 2023-05-26 | 삼성전자 주식회사 | 반도체 패키지 제조 방법 |
| US9996725B2 (en) | 2016-11-03 | 2018-06-12 | Optiz, Inc. | Under screen sensor assembly |
| CN106599424B (zh) * | 2016-12-05 | 2019-10-15 | 重庆邮电大学 | 基于微电子工艺的智能化结构变换系统 |
| US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
| JP2018121043A (ja) * | 2017-01-24 | 2018-08-02 | 力成科技股▲分▼有限公司 | パッケージ構造およびその製造方法 |
| US10522505B2 (en) | 2017-04-06 | 2019-12-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
| US10644046B2 (en) * | 2017-04-07 | 2020-05-05 | Samsung Electronics Co., Ltd. | Fan-out sensor package and optical fingerprint sensor module including the same |
| US20190006331A1 (en) * | 2017-06-30 | 2019-01-03 | Intel Corporation | Electronics package devices with through-substrate-vias having pitches independent of substrate thickness |
| US20190011497A1 (en) * | 2017-07-09 | 2019-01-10 | Texas Instruments Incorporated | Test Fixture with Sintered Connections Between Mother Board and Daughter Board |
| KR102144933B1 (ko) * | 2017-08-04 | 2020-08-18 | 주식회사 네패스 | 칩 패키지 및 그 제조방법 |
| CN108807316B (zh) * | 2017-08-14 | 2020-07-10 | 苏州捷芯威半导体有限公司 | 半导体封装结构及半导体器件 |
| CN107452689A (zh) * | 2017-09-14 | 2017-12-08 | 厦门大学 | 三维系统级封装应用的内嵌扇出型硅转接板及制作方法 |
| MY197514A (en) * | 2017-11-10 | 2023-06-19 | Lpkf Laser & Electronics Ag | Method and device for the integration of semiconductor wafers |
| US11328969B2 (en) * | 2017-11-16 | 2022-05-10 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device and manufacturing method thereof |
| US10354978B1 (en) * | 2018-01-10 | 2019-07-16 | Powertech Technology Inc. | Stacked package including exterior conductive element and a manufacturing method of the same |
| DE102018100946A1 (de) * | 2018-01-17 | 2019-07-18 | Osram Opto Semiconductors Gmbh | Bauteil und verfahren zur herstellung eines bauteils |
| KR102015910B1 (ko) * | 2018-01-24 | 2019-10-23 | 삼성전자주식회사 | 팬-아웃 센서 패키지 |
| US10573573B2 (en) * | 2018-03-20 | 2020-02-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package and package-on-package structure having elliptical conductive columns |
| CN110299328B (zh) * | 2018-03-21 | 2021-08-13 | 华为技术有限公司 | 一种堆叠封装器件及其封装方法 |
| KR102578881B1 (ko) * | 2018-03-23 | 2023-09-15 | 주식회사 네패스 | 전력 반도체 패키지 및 그 제조 방법 |
| MY204176A (en) * | 2018-09-14 | 2024-08-14 | Illumina Inc | Flow cells and methods related to same |
| CN112740382B (zh) | 2018-09-28 | 2024-06-21 | 株式会社村田制作所 | 层叠体及层叠体的制造方法 |
| WO2020129808A1 (ja) * | 2018-12-21 | 2020-06-25 | 株式会社村田製作所 | 電子部品モジュールの製造方法及び電子部品モジュール |
| KR102671978B1 (ko) * | 2019-02-11 | 2024-06-05 | 삼성전기주식회사 | 인쇄회로기판 |
| US11069622B2 (en) * | 2019-03-22 | 2021-07-20 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Interposer-type component carrier and method of manufacturing the same |
| KR102671975B1 (ko) * | 2019-08-29 | 2024-06-05 | 삼성전기주식회사 | 전자부품 내장기판 |
| US11374136B2 (en) * | 2019-09-27 | 2022-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and forming method thereof |
| CN112687615B (zh) | 2019-10-17 | 2025-03-07 | 美光科技公司 | 微电子装置组合件、封装体和相关方法 |
| US11456284B2 (en) | 2019-10-17 | 2022-09-27 | Micron Technology, Inc. | Microelectronic device assemblies and packages and related methods |
| CN112687614B (zh) * | 2019-10-17 | 2024-11-26 | 美光科技公司 | 包含多个装置堆叠的微电子装置组合件和封装体以及相关方法 |
| US12199068B2 (en) | 2019-10-17 | 2025-01-14 | Micron Technology, Inc. | Methods of forming microelectronic device assemblies and packages |
| US11282716B2 (en) | 2019-11-08 | 2022-03-22 | International Business Machines Corporation | Integration structure and planar joining |
| US11408589B2 (en) | 2019-12-05 | 2022-08-09 | Optiz, Inc. | Monolithic multi-focus light source device |
| CN111326503B (zh) * | 2019-12-31 | 2021-03-12 | 诺思(天津)微系统有限责任公司 | 具有叠置单元的半导体结构及制造方法、电子设备 |
| US11518573B2 (en) * | 2020-02-14 | 2022-12-06 | Dell Products L.P. | Palletizing containers for charging electronic devices contained therein |
| TWI704668B (zh) * | 2020-02-25 | 2020-09-11 | 典琦科技股份有限公司 | 晶粒封裝結構的製造方法 |
| CN111312697B (zh) * | 2020-02-28 | 2022-02-22 | 西安微电子技术研究所 | 一种三维堆叠集成结构及其多芯片集成结构和制备方法 |
| CN111430310A (zh) * | 2020-04-02 | 2020-07-17 | 华天科技(昆山)电子有限公司 | 芯片内系统集成封装结构及其制作方法、立体堆叠器件 |
| CN113571431A (zh) * | 2020-04-29 | 2021-10-29 | 典琦科技股份有限公司 | 晶粒封装结构的制造方法 |
| DE102020215562A1 (de) * | 2020-12-09 | 2022-06-09 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zur herstellung eines optoelektronischen halbleiterbauelements, verfahren zur herstellung elektrischer kontakte und optoelektronisches halbleiterbauelement |
| TWI781786B (zh) * | 2021-01-28 | 2022-10-21 | 欣興電子股份有限公司 | 共軸通孔結構及其製造方法 |
| JP7691834B2 (ja) * | 2021-03-23 | 2025-06-12 | 株式会社ディスコ | パッケージデバイスの製造方法 |
| CN113380637B (zh) * | 2021-05-20 | 2023-11-17 | 苏州通富超威半导体有限公司 | 扇出型封装方法及扇出型封装器件 |
| US20230139175A1 (en) * | 2021-11-01 | 2023-05-04 | Micron Technology, Inc. | Semiconductor device assemblies including monolithic silicon structures for thermal dissipation and methods of making the same |
| JP7803179B2 (ja) * | 2022-03-14 | 2026-01-21 | 住友電気工業株式会社 | 高周波装置の製造方法 |
| CN114388366B (zh) * | 2022-03-22 | 2022-05-31 | 湖北江城芯片中试服务有限公司 | 封装壳体的制备方法及封装芯片的制备方法 |
Family Cites Families (77)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05259376A (ja) * | 1992-03-13 | 1993-10-08 | Matsushita Electric Works Ltd | 半導体装置 |
| US5377902A (en) | 1994-01-14 | 1995-01-03 | Microfab Technologies, Inc. | Method of making solder interconnection arrays |
| JP2944449B2 (ja) * | 1995-02-24 | 1999-09-06 | 日本電気株式会社 | 半導体パッケージとその製造方法 |
| US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
| US5986334A (en) | 1996-10-04 | 1999-11-16 | Anam Industrial Co., Ltd. | Semiconductor package having light, thin, simple and compact structure |
| KR100280398B1 (ko) * | 1997-09-12 | 2001-02-01 | 김영환 | 적층형 반도체 패키지 모듈의 제조 방법 |
| KR100266637B1 (ko) * | 1997-11-15 | 2000-09-15 | 김영환 | 적층형볼그리드어레이반도체패키지및그의제조방법 |
| US6297548B1 (en) * | 1998-06-30 | 2001-10-02 | Micron Technology, Inc. | Stackable ceramic FBGA for high thermal applications |
| SE514529C2 (sv) * | 1998-09-21 | 2001-03-05 | Ericsson Telefon Ab L M | Metod och anordning för begravda elektronik-komponenter |
| US6376769B1 (en) | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
| SE515856C2 (sv) * | 1999-05-19 | 2001-10-22 | Ericsson Telefon Ab L M | Bärare för elektronikkomponenter |
| CN101232776B (zh) | 1999-09-02 | 2011-04-20 | 揖斐电株式会社 | 印刷布线板 |
| JP2001144218A (ja) * | 1999-11-17 | 2001-05-25 | Sony Corp | 半導体装置及び半導体装置の製造方法 |
| US20020072189A1 (en) | 1999-12-17 | 2002-06-13 | Haroun Baher S. | Via capacitor |
| JP2001250902A (ja) * | 2000-03-08 | 2001-09-14 | Toshiba Corp | 半導体パッケージ及びその製造方法 |
| US6600231B2 (en) * | 2000-05-11 | 2003-07-29 | Mitutoyo Corporation | Functional device unit and method of producing the same |
| JP2002176137A (ja) * | 2000-09-28 | 2002-06-21 | Toshiba Corp | 積層型半導体デバイス |
| US6707149B2 (en) | 2000-09-29 | 2004-03-16 | Tessera, Inc. | Low cost and compliant microelectronic packages for high i/o and fine pitch |
| US6709898B1 (en) * | 2000-10-04 | 2004-03-23 | Intel Corporation | Die-in-heat spreader microelectronic package |
| US6423570B1 (en) | 2000-10-18 | 2002-07-23 | Intel Corporation | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby |
| US6541712B1 (en) * | 2001-12-04 | 2003-04-01 | Teradyhe, Inc. | High speed multi-layer printed circuit board via |
| US20030119692A1 (en) | 2001-12-07 | 2003-06-26 | So Joseph K. | Copper polishing cleaning solution |
| KR100486832B1 (ko) * | 2002-02-06 | 2005-05-03 | 삼성전자주식회사 | 반도체 칩과 적층 칩 패키지 및 그 제조 방법 |
| DE10225431A1 (de) * | 2002-06-07 | 2004-01-08 | Siemens Dematic Ag | Verfahren zur Anschlußkontaktierung von elektronischen Bauelementen auf einem isolierenden Substrat und nach dem Verfahren hergestelltes Bauelement-Modul |
| US6897128B2 (en) * | 2002-11-20 | 2005-05-24 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device, plasma processing apparatus and plasma processing method |
| JP4110992B2 (ja) * | 2003-02-07 | 2008-07-02 | セイコーエプソン株式会社 | 半導体装置、電子デバイス、電子機器、半導体装置の製造方法および電子デバイスの製造方法 |
| TW581323U (en) | 2003-02-07 | 2004-03-21 | Via Tech Inc | Vertical routing structure |
| JP3680839B2 (ja) * | 2003-03-18 | 2005-08-10 | セイコーエプソン株式会社 | 半導体装置および半導体装置の製造方法 |
| JP4096774B2 (ja) * | 2003-03-24 | 2008-06-04 | セイコーエプソン株式会社 | 半導体装置、電子デバイス、電子機器、半導体装置の製造方法及び電子デバイスの製造方法 |
| JP3951966B2 (ja) * | 2003-05-30 | 2007-08-01 | セイコーエプソン株式会社 | 半導体装置 |
| US6972480B2 (en) | 2003-06-16 | 2005-12-06 | Shellcase Ltd. | Methods and apparatus for packaging integrated circuit devices |
| US7141884B2 (en) * | 2003-07-03 | 2006-11-28 | Matsushita Electric Industrial Co., Ltd. | Module with a built-in semiconductor and method for producing the same |
| US6946726B1 (en) * | 2003-11-26 | 2005-09-20 | Actel Corporation | Chip carrier substrate with a land grid array and external bond terminals |
| US7208344B2 (en) * | 2004-03-31 | 2007-04-24 | Aptos Corporation | Wafer level mounting frame for ball grid array packaging, and method of making and using the same |
| TWI233192B (en) * | 2004-05-04 | 2005-05-21 | Kuo-Ning Chiang | The wafer level structure of system packaging with stacked packaging units |
| US20050269680A1 (en) * | 2004-06-08 | 2005-12-08 | Min-Chih Hsuan | System-in-package (SIP) structure and fabrication thereof |
| US20060017058A1 (en) * | 2004-07-22 | 2006-01-26 | Taiwan Oasis Technology Co., Ltd. | Construction of LED circuit board |
| KR100605315B1 (ko) * | 2004-07-30 | 2006-07-28 | 삼성전자주식회사 | 집적회로 칩의 입출력 패드 구조 |
| JP4285364B2 (ja) * | 2004-08-20 | 2009-06-24 | パナソニック株式会社 | 立体回路モジュールとこれを用いた携帯端末機器および立体回路モジュールの製造方法 |
| US7204737B2 (en) | 2004-09-23 | 2007-04-17 | Temic Automotive Of North America, Inc. | Hermetically sealed microdevice with getter shield |
| TWM264652U (en) * | 2004-10-21 | 2005-05-11 | Chipmos Technologies Inc | Structure of image sensor package |
| US7897436B2 (en) * | 2004-11-26 | 2011-03-01 | Stmicroelectronics, S.A. | Process for packaging micro-components using a matrix |
| CN1815734A (zh) * | 2005-02-03 | 2006-08-09 | 光磊科技股份有限公司 | 发光二极管数组封装结构及其方法 |
| KR100716815B1 (ko) | 2005-02-28 | 2007-05-09 | 삼성전기주식회사 | 칩 내장형 인쇄회로기판 및 그 제조방법 |
| JP4659488B2 (ja) * | 2005-03-02 | 2011-03-30 | Okiセミコンダクタ株式会社 | 半導体装置及びその製造方法 |
| KR100618892B1 (ko) * | 2005-04-13 | 2006-09-01 | 삼성전자주식회사 | 와이어 본딩을 통해 팬 아웃 구조를 달성하는 반도체패키지 |
| US7973398B2 (en) * | 2005-05-12 | 2011-07-05 | Unimicron Technology Corp. | Embedded chip package structure with chip support protruding section |
| US7919844B2 (en) | 2005-05-26 | 2011-04-05 | Aprolase Development Co., Llc | Tier structure with tier frame having a feedthrough structure |
| US20060278962A1 (en) | 2005-06-09 | 2006-12-14 | Tessera, Inc. | Microelectronic loop packages |
| KR100721353B1 (ko) * | 2005-07-08 | 2007-05-25 | 삼성전자주식회사 | 칩 삽입형 매개기판의 구조와 제조 방법, 이를 이용한 이종칩의 웨이퍼 레벨 적층 구조 및 패키지 구조 |
| TWI263313B (en) * | 2005-08-15 | 2006-10-01 | Phoenix Prec Technology Corp | Stack structure of semiconductor component embedded in supporting board |
| CN1925720B (zh) * | 2005-09-01 | 2010-04-14 | 日本特殊陶业株式会社 | 布线基板、电容器 |
| US8389867B2 (en) * | 2005-09-30 | 2013-03-05 | Ibiden Co., Ltd. | Multilayered circuit substrate with semiconductor device incorporated therein |
| US7592699B2 (en) | 2005-12-29 | 2009-09-22 | Sandisk Corporation | Hidden plating traces |
| TWI290349B (en) * | 2005-12-30 | 2007-11-21 | Advanced Semiconductor Eng | Thermally enhanced coreless thin substrate with an embedded chip and method for manufacturing the same |
| US8411450B2 (en) | 2006-01-25 | 2013-04-02 | Nec Corporation | Electronic device package, module, and electronic device |
| JP2007201254A (ja) * | 2006-01-27 | 2007-08-09 | Ibiden Co Ltd | 半導体素子内蔵基板、半導体素子内蔵型多層回路基板 |
| KR100884238B1 (ko) | 2006-05-22 | 2009-02-17 | 삼성전자주식회사 | 앵커형 결합 구조를 갖는 반도체 패키지 및 그 제조 방법 |
| US20080054443A1 (en) * | 2006-08-23 | 2008-03-06 | Chao-Wen Shih | Carrier board structure with semiconductor chip embedded therein |
| JP5042591B2 (ja) * | 2006-10-27 | 2012-10-03 | 新光電気工業株式会社 | 半導体パッケージおよび積層型半導体パッケージ |
| US7935568B2 (en) | 2006-10-31 | 2011-05-03 | Tessera Technologies Ireland Limited | Wafer-level fabrication of lidded chips with electrodeposited dielectric coating |
| JP5064768B2 (ja) | 2006-11-22 | 2012-10-31 | 新光電気工業株式会社 | 電子部品および電子部品の製造方法 |
| US20080142946A1 (en) * | 2006-12-13 | 2008-06-19 | Advanced Chip Engineering Technology Inc. | Wafer level package with good cte performance |
| US20080157316A1 (en) | 2007-01-03 | 2008-07-03 | Advanced Chip Engineering Technology Inc. | Multi-chips package and method of forming the same |
| EP2575166A3 (en) | 2007-03-05 | 2014-04-09 | Invensas Corporation | Chips having rear contacts connected by through vias to front contacts |
| KR100811034B1 (ko) * | 2007-04-30 | 2008-03-06 | 삼성전기주식회사 | 전자소자 내장 인쇄회로기판의 제조방법 |
| US20080284037A1 (en) * | 2007-05-15 | 2008-11-20 | Andry Paul S | Apparatus and Methods for Constructing Semiconductor Chip Packages with Silicon Space Transformer Carriers |
| TWI344694B (en) | 2007-08-06 | 2011-07-01 | Siliconware Precision Industries Co Ltd | Sensor-type package and method for fabricating the same |
| JP2011501410A (ja) * | 2007-10-10 | 2011-01-06 | テッセラ,インコーポレイテッド | 頑健な多層配線要素および埋設された超小型電子素子とのアセンブリ |
| US8138610B2 (en) * | 2008-02-08 | 2012-03-20 | Qimonda Ag | Multi-chip package with interconnected stacked chips |
| US20090201654A1 (en) * | 2008-02-08 | 2009-08-13 | Lambert Simonovich | Method and system for improving electrical performance of vias for high data rate transmission |
| JP2009231371A (ja) | 2008-03-19 | 2009-10-08 | Toshiba Corp | 半導体チップ及び半導体装置 |
| JP2010056496A (ja) * | 2008-08-30 | 2010-03-11 | Kyocera Kinseki Corp | ウェハの金属材料形成方法 |
| US8169065B2 (en) * | 2009-12-22 | 2012-05-01 | Epic Technologies, Inc. | Stackable circuit structures and methods of fabrication thereof |
| US8183696B2 (en) * | 2010-03-31 | 2012-05-22 | Infineon Technologies Ag | Packaged semiconductor device with encapsulant embedding semiconductor chip that includes contact pads |
| US8507940B2 (en) * | 2010-04-05 | 2013-08-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat dissipation by through silicon plugs |
| US8426961B2 (en) | 2010-06-25 | 2013-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
-
2010
- 2010-07-23 US US12/842,587 patent/US8847376B2/en active Active
- 2010-10-15 WO PCT/US2010/052792 patent/WO2012011933A1/en not_active Ceased
- 2010-10-15 JP JP2013521758A patent/JP5663662B2/ja active Active
- 2010-10-15 KR KR1020167024607A patent/KR101736890B1/ko active Active
- 2010-10-15 CN CN201080069190.2A patent/CN103222353B/zh active Active
- 2010-10-15 BR BR112013001774A patent/BR112013001774A2/pt active Search and Examination
- 2010-10-15 CN CN201610574542.9A patent/CN106024721A/zh active Pending
- 2010-10-15 EP EP10855121.9A patent/EP2596689B1/en active Active
- 2010-10-15 KR KR1020167011759A patent/KR101656814B1/ko active Active
- 2010-10-15 KR KR1020137004346A patent/KR101619942B1/ko active Active
- 2010-11-22 TW TW99140235A patent/TWI470751B/zh active
-
2012
- 2012-09-14 US US13/618,514 patent/US9099479B2/en active Active
-
2014
- 2014-12-04 JP JP2014245665A patent/JP5986178B2/ja active Active
-
2015
- 2015-05-11 US US14/708,989 patent/US9659812B2/en active Active
-
2016
- 2016-08-01 JP JP2016151228A patent/JP6321095B2/ja active Active
-
2017
- 2017-05-19 US US15/600,228 patent/US9966303B2/en active Active
-
2018
- 2018-05-04 US US15/971,466 patent/US10559494B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP6321095B2 (ja) | 2018-05-09 |
| US20150249037A1 (en) | 2015-09-03 |
| JP2016201565A (ja) | 2016-12-01 |
| US20170256443A1 (en) | 2017-09-07 |
| KR101736890B1 (ko) | 2017-05-17 |
| US20180254213A1 (en) | 2018-09-06 |
| US9099479B2 (en) | 2015-08-04 |
| EP2596689B1 (en) | 2019-08-28 |
| EP2596689A4 (en) | 2017-07-26 |
| BR112013001774A2 (pt) | 2016-05-31 |
| CN103222353A (zh) | 2013-07-24 |
| US8847376B2 (en) | 2014-09-30 |
| TWI470751B (zh) | 2015-01-21 |
| EP2596689A1 (en) | 2013-05-29 |
| KR101656814B1 (ko) | 2016-09-22 |
| JP2015084434A (ja) | 2015-04-30 |
| CN103222353B (zh) | 2016-08-24 |
| US20130010441A1 (en) | 2013-01-10 |
| KR20160107364A (ko) | 2016-09-13 |
| CN106024721A (zh) | 2016-10-12 |
| KR20160055968A (ko) | 2016-05-18 |
| US9966303B2 (en) | 2018-05-08 |
| JP5986178B2 (ja) | 2016-09-06 |
| TW201205742A (en) | 2012-02-01 |
| US20120020026A1 (en) | 2012-01-26 |
| WO2012011933A1 (en) | 2012-01-26 |
| JP2013535834A (ja) | 2013-09-12 |
| KR20130133167A (ko) | 2013-12-06 |
| KR101619942B1 (ko) | 2016-05-12 |
| US9659812B2 (en) | 2017-05-23 |
| US10559494B2 (en) | 2020-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5986178B2 (ja) | 超小型電子ユニット | |
| US10354942B2 (en) | Staged via formation from both sides of chip | |
| CN201910420U (zh) | 微电子单元及系统 | |
| TWI508195B (zh) | 晶圓中之順應互連 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131015 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20131015 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140408 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140415 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140715 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141106 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141208 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5663662 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |