CN101075581A - 集成的场效应晶体管和肖特基器件及其制造方法 - Google Patents
集成的场效应晶体管和肖特基器件及其制造方法 Download PDFInfo
- Publication number
- CN101075581A CN101075581A CNA2007101108738A CN200710110873A CN101075581A CN 101075581 A CN101075581 A CN 101075581A CN A2007101108738 A CNA2007101108738 A CN A2007101108738A CN 200710110873 A CN200710110873 A CN 200710110873A CN 101075581 A CN101075581 A CN 101075581A
- Authority
- CN
- China
- Prior art keywords
- schottky
- tube core
- semiconductor
- base
- groove
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title claims description 5
- 238000004519 manufacturing process Methods 0.000 title description 7
- 239000004065 semiconductor Substances 0.000 claims abstract description 33
- 230000004888 barrier function Effects 0.000 claims description 28
- 238000000034 method Methods 0.000 claims description 18
- 229910008484 TiSi Inorganic materials 0.000 claims description 9
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 229910044991 metal oxide Inorganic materials 0.000 claims 3
- 150000004706 metal oxides Chemical class 0.000 claims 3
- 239000011248 coating agent Substances 0.000 description 17
- 238000000576 coating method Methods 0.000 description 17
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 13
- 229920005591 polysilicon Polymers 0.000 description 13
- 239000004020 conductor Substances 0.000 description 11
- 238000001259 photo etching Methods 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 10
- 238000005530 etching Methods 0.000 description 8
- 239000010936 titanium Substances 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000004411 aluminium Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910021341 titanium silicide Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- UKGJZDSUJSPAJL-YPUOHESYSA-N (e)-n-[(1r)-1-[3,5-difluoro-4-(methanesulfonamido)phenyl]ethyl]-3-[2-propyl-6-(trifluoromethyl)pyridin-3-yl]prop-2-enamide Chemical compound CCCC1=NC(C(F)(F)F)=CC=C1\C=C\C(=O)N[C@H](C)C1=CC(F)=C(NS(C)(=O)=O)C(F)=C1 UKGJZDSUJSPAJL-YPUOHESYSA-N 0.000 description 1
- 229910000789 Aluminium-silicon alloy Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7806—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
- H01L29/8725—Schottky diodes of the trench MOS barrier type [TMBS]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
一种半导体器件,包括在共用管芯中形成的肖特基器件和诸如金属氧化物半导体场效应晶体管的沟槽型半导体开关器件。
Description
本申请是于2004年8月4日向中国专利局提交的题为“集成的场效应晶体管和肖特基器件”的第200410070283.3号申请的分案申请。
技术领域
本发明涉及一种功率半导体器件,尤其涉及一种包括形成在共用管芯中的肖特基器件和MOSFET(金属氧化物场效应晶体管)的功率半导体器件。
发明背景
功率应用中所关心的主要因素是功率损耗。功率应用中的功率损耗大部分是由于功率电路中的功率开关器件(如功率MOSFET)引起的。例如,与功率MOSFET的体二极管(body diode)相关的功率损耗是形成功率电路综合功率损耗的一个因素。
现代功率应用需要高频率和高电流,这要求减少功率损耗。为防止MOSFET的体二极管产生功率损耗,公知是使用与该体二极管并联的肖特基器件,该肖特基器件以比体二极管更低的电压开启,从而防止MOSFET的体二极管导通。因此,共封装(Co-packaged)MOSFET和肖特基器件已被开发出来以在功率应用中使用。然而,这种封装相对较大,并且表现出不受欢迎的瞬变(transient)行为。
发明内容
为克服现有技术的器件的缺点,根据本发明的器件包括形成在共用管芯中的肖特基器件和功率MOSFET。结果,根据本发明的器件更加紧凑,并且功率损耗更小。
根据本发明的半导体器件包括形成在共用管芯中的沟槽型(trenchtype)MOSFET和肖特基器件。该沟槽型MOSFET包括多个沟槽,每个沟槽都支撑着栅极结构(gate structure)。肖特基器件包括肖特基势垒,肖特基势垒布置在管芯的部分顶面上,并与之肖特基接触。根据本发明的一个方面,肖特基器件包括多个肖特基区,每个肖特基区都布置在该MOSFET器件的一组沟槽之间。在根据本发明的器件中,共用触点(common contact)与MOSFET的源极区和肖特基器件的肖特基势垒接触。
根据本发明的第一实施方案,每个肖特基区包括一肖特基势垒,该肖特基势垒布置在形成于管芯中的至少一个台面(mesa)上,并与之肖特基接触。该台面的两侧与沟槽相邻,每一侧都包括处于其侧壁上的氧化物层,并含有导电材料。在根据本发明第一实施方案的器件中,肖特基势垒在台面上延展,并与各个沟槽中的导电材料相接触。
根据本发明的第二实施方案,肖特基器件的各个肖特基区中的肖特基势垒不与邻近至少一个台面的沟槽中的导电材料接触,而仅仅与台面的一部分接触。
根据本发明的第三实施方案,肖特基器件中的各个肖特基区包括形成在管芯顶面的一部分之上的肖特基势垒。在根据本发明的第三实施方案的器件中,没有使用肖特基沟槽。
通过下面参照附图对本发明的描述,本发明的其它特征和优点将变得显而易见。
附图说明
图1是根据本发明所述的半导体器件的俯视图,其中示意性地示出了本发明所述半导体器件中的肖特基区的结构;
图2是根据本发明第一实施方案所述的器件的局部剖视图;
图3-7示出了为获得本发明第一实施方案所述的器件而采取的处理步骤;
图8是根据本发明第二实施方案所述的器件的局部剖视图;
图9-10示出了为获得本发明第二实施方案所述的器件而采取的处理步骤;
图11是根据本发明第三实施方案所述的器件的局部剖视图;
图12-15示出了为获得本发明第三实施方案所述的器件而采取的处理步骤。
具体实施方式
参照图1,根据本发明的半导体器件包括形成在共用管芯中的肖特基器件和场效应器件,从而形成集成的FET(场效应晶体管)和肖特基器件。在根据本发明的半导体器件中,场效应器件是沟槽型MOSFET。如本领域中公知的那样,沟槽型MOSFET包括多个栅极结构。每个栅极结构都为形成在管芯体中的沟槽,并在其侧壁上包括栅氧化层,并容纳有用作栅电极的导电栅材料。典型的MOSFET可以包括大量并列的栅极结构。
根据本发明的肖特基器件包括许多肖特基区12。根据本发明的一个方面,如图1示意性地示出的那样,MOSFET的栅极结构分组排列,从而每个肖特基区12与一组栅极结构14相邻。栅极结构组14以公知的方式通过栅转子(runner)(未示出)与栅触点6相接触,从而它们谐调工作以驱动MOSFET。
应该注意,为说明本发明,肖特基区12和栅极结构组14的相对数目和尺寸被夸大了。本领域技术人员应意识到,肖特基区12和栅极结构组14的数目和尺寸是设计选择问题,在典型的应用中,其范围可以是几十万或者更多。
参照图2,根据本发明第一实施方案的半导体器件10包括至少一个肖特基区12和场效应器件,该场效应器件包括在共用管芯8中形成的多组栅极结构14。管芯8可包括一种导电类型的高掺杂衬底16和形成在该衬底16的主表面上的一种导电类型的轻掺杂外延层18。衬底16可掺杂红磷,但本发明不排除使用其它的高掺杂衬底。
在根据本发明的第一实施方案的半导体器件10中的场效应器件包括多个栅极结构,该栅极结构与公知沟槽型器件的栅极结构类似。根据本发明的一个方面,如图2所示,每组栅极结构组14与肖特基区12相邻布置。
各个沟槽20形成在外延层18中,每个沟槽20包括在其侧壁上的厚度适当的栅极氧化物22,可选地在其底部的厚氧化层24,以及用作沟槽20中的栅极的导电材料26,如多晶硅。
半导体器件10中的场效应器件还包括基区28和源极区30。通过用与外延层18的导电性(conductivity)相反的掺杂物对外延层进行反向掺杂,在外延层18中形成基区28。
源极区30为与外延层18导电类型相同的高掺杂区。每个源极区30从管芯8的顶面向基区28内部延伸预定的深度,并被布置成与沟槽20的侧壁相邻。
每个沟槽20从管芯的顶面延伸到基区28下方一定深度,基区28中与栅极氧化物22相邻的区域可以通过对与之相邻的导电材料26施加适当的电压进行转化,从而在邻近栅极结构的基区28中形成沟道区。沟道区使源极区30与基区28下方的外延层18的区域(以下称漂移区)电连接,从而使它们之间能够导通。
在根据本发明第一实施方案的半导体器件10中,在每对沟槽20之间形成有凹陷(depression)32。在每个凹陷32的底部还形成有与基区28导电类型相同的高掺杂区34,并且源极区30位于每个凹陷32的相对的侧壁上。根据本发明的一个方面,在每个凹陷32的侧壁和底面上形成有钛(Ti)层或TiSi2层以减少薄膜电阻。
在本发明的第一实施方案中,每个肖特基区12包括肖特基势垒40。肖特基势垒层40优选地由TiSi2组成,但使用其他合适的势垒材料也不会脱离本发明的精神。肖特基势垒40形成在台面36上,台面36的两侧带有两个沟槽38。每个沟槽38的侧壁填充有栅极氧化物22,并且每个沟槽38的底部可选地包括厚氧化层24。在本发明的第一实施方案中,肖特基势垒40形成在台面36上、台面36的部分侧壁以及每个沟槽38中的导电材料26的顶部上,并与台面肖特基接触。将肖特基势垒40延伸到台面36的侧壁有利于增加肖特基有效面积(active area)。应该注意到,在根据本发明第一实施方案的半导体器件中,肖特基区12不限于一个台面36。
根据本发明的一个方面,半导体器件10包括接触层42,接触层42在管芯的顶面上延伸,并与肖特基势垒40和源极区30(通过布置在凹陷32的侧壁上的TiSi2层)电接触。因而,在根据本发明的半导体器件中,接触层42既用作场效应器件的源极触点(source contact)又用作肖特基器件的肖特基触点。应该注意到,接触层42通过绝缘插头(insulation plug)44与沟槽20中的导电材料26绝缘。绝缘插头44优选地由低温氧化物(如TEOS,四乙基原硅酸盐)组成。根据本发明的优选实施方案,接触层42由Al,AlSi或AlSiCu组成。
半导体器件10还包括终端结构(termination structure)48,其环绕(见图1)有效区(包括肖特基器件和场效应器件的区域)。终端结构48包括布置在深凹陷50的底和侧壁上的场氧化物层52以及布置在场氧化物层52上的多晶硅层51。深凹陷50形成在半导体器件10的有效区的周围,并延伸到基区28下方一定深度,优选地延伸到沟槽20和38的下方一定深度。终端结构48进一步包括布置在多晶硅层54上的可以是TEOS或类似物的低温氧化物层56以及布置在低温氧化物层56上的终端触点58,并通过低温氧化物层56中的出入孔57与多晶硅层54电连接。器件10不限于终端结构48,还可以包括传统的终端结构,例如常规的场电极(rield plate)。
另外,半导体器件10包括既用作场效应器件的漏极触点(drain contact)又用作肖特基器件的第二触点的底触点46。底触点46可以包括任何合适的导电结构,如常规的三金属结构。
现在描述器件10的制造过程。
首先参照图3,从管芯8开始,在管芯8的主表面的顶上生长薄的(例如230)垫氧化物层60。下一步,在垫氧化物层60上淀积相对较厚(例如1200)的Si3N4层62。随后,在Si3N4层62上淀积光刻胶层64,并在管芯8中形成光刻的深凹陷50。
接下来参照图4,去除光刻胶层64,并在深凹陷50的底部和侧壁上生长场氧化物层52。随后,通过光刻淀积和处理光刻胶层68以在管芯8的顶面的选定部分上提供窗口70。下一步,与管芯8导电类型相反的掺杂原子通过窗口70、Si3N4层62和垫氧化物60被植入管芯8的顶面,并在扩散驱动(diffusion drive)中被驱动到预定的深度,从而形成横向分开的基区28。在扩散驱动之前,去除光刻胶层68。
下面参照图5,沟槽20,38通过(例如)光刻或蚀刻被形成在管芯8中的基区28下的一定深度上。随后,由较后的光刻过程形成的任何光刻胶材料被去除,并以按照如下步骤在每个沟槽的底上形成厚氧化物层24,在侧壁上形成栅极氧化物层22。
首先,在沟槽20、38的底部和侧壁上生长并去除牺牲氧化物层,随后在沟槽20、38的底部和侧壁上生长垫氧化物层,接着在垫氧化物层上淀积Si3N4层。随后利用干蚀刻去除每个沟槽20、38的底部的Si3N4,并使每个沟槽20、38的底部进一步氧化,以在每个沟槽20、38的底部上形成厚氧化物24。随后,Si3N4的剩余部分被从沟槽20、38的侧壁上去除,并在沟槽的侧壁上生长栅极氧化物层22。
随后,淀积多晶硅层以对沟槽20、38进行填充。然后蚀刻多晶硅层以使沟槽20、38的至少一部分被多晶硅填充,并在场氧化物层52上保留多晶硅层54。每个沟槽20、38中剩余的多晶硅构成了前述的导电材料。如图5中的虚线所示,随后可以对每个导电材料26的顶面进行氧化。
下面参照图6,接下来用湿蚀刻去除剩余的Si3N462,并淀积光刻胶层72。然后蚀刻光刻胶层72,从而使管芯8顶面上的区域74暴露出来。如后面将看到的那样,区域74将是用于场效应器件的有效区的位置。与外延层18导电性相同(与基区28的导电性相反)的源极掺杂物随后被植入区域74以在基区28中形成反掺杂区76。应该注意,在植入源极掺杂物期间,光刻胶层72的一部分留在台面36和与之相邻的沟槽38上。随后,去除光刻胶层72(虚线表示出了去除),并在结构的整个表面上淀积TEOS 56。
下面参照图7,通过采用光刻法在管芯8中形成延伸至反掺杂区76之下一定深度的凹陷32,保留沟槽20、38顶部的绝缘插头44(由TEOS 56形成)。优选地,绝缘插头44被蚀刻成具有锥形侧壁。随后,去除剩余的任何光刻胶,并在扩散驱动步骤中驱动源极掺杂物以形成源极区30。随后,与基区28导电类型相同的掺杂物被植入到每个凹陷32的底部,并被驱动以形成高导电区34。
再次参照图2,通过光刻去除台面36和与之相邻的沟槽38上的绝缘插头44。随后去除光刻步骤留下的任何光刻胶,任何淀积钛层,并利用快速热退火(RTA)形成硅化钛(titanium silicide)势垒。随后从绝缘插头44和TEOS层56的顶部去除未反应的钛,淀积铝(AL)层并对其烧结以形成接触层42。为获得器件10,可利用任一常规公知技术形成后触点46和栅极触点6(见图1)。
参照图8,除了器件78的肖特基区12包括肖特基势垒80外,根据本发明第二实施方案的器件78与器件10在所有方面都类似。肖特基势垒80与器件10的肖特基势垒40不同,它只与台面36的顶面接触,并且未延伸到沟槽38和沟槽38内的多晶硅的侧壁。
根据第二实施方案的器件78的制造方法比根据第一实施方案的器件10的制造方法具有更少的掩模步骤,该制造方法根据上述结合附图3-5的方法并结合下面的附加步骤实现。
下面参照图9,与上述用于制造器件10的方法(第一实施方案)不同,在导电材料26形成(也就是在沟槽20中淀积多晶硅)之后不去除Si3N4层62。反而在不去除Si3N4层62的情况下淀积并压实(densify)TEOS层56(由虚线示出)。下一步,通过采用光刻技术去除TEOS 56(去除部分由虚线示出),直到Si3N4 62被暴露只剩下绝缘插头44为止。应该注意到,与器件10的处理方法(第一实施方案)类似,终端区中的TEOS层56被保留。
下面参照图10,利用湿蚀刻去除剩余的Si3N4,并淀积第二TEOS层82(由虚线示出)。随后,通过对第二TEOS层82进行各向异性地蚀刻,在绝缘插头44的侧壁上形成绝缘间隔(spacer)84。后一蚀刻步骤被持续进行,直到至少管芯8的顶面被暴露为止。
接下来,利用源极掩模33,以一定的角度植入源极掺杂物。随后,使用任何适当的蚀刻方法在管芯8的顶面上形成凹陷32。
再次参照图8,通过现存的源极掩模33,在每个凹陷32的底部植入导电类型与基区28相同的掺杂物原子。随后,掺杂物原子与源极掺杂物一起被驱动,从而分别形成高导电区34和源极区30。接下来,去除源极掩模33,并且在一个清洁步骤之后,Ti层被淀积,并且通过硅化处理和适当蚀刻以在台面36的顶部形成肖特基势垒80,并且在凹陷32的表面上形成TiSi2。随后以与上述参照器件10描述的内容相同的方式形成触点42和底部触点46。
参照图11,根据本发明第三实施方案的器件86包括器件10(第一实施方案)和器件78(第二实施方案)中的全部特征,但器件86的肖特基区域12不是形成在与两个横向分开的沟槽相邻的台面上方或之上。器件86的肖特基区12包括形成在外延层18的未被反掺杂的区域的顶面上的肖特基势垒层40。应该注意到,器件86的肖特基区12附近的基区28被加深并且相对于基区28的其他部分更高地掺杂(区92),从而减少电场应力并提高击穿电压。还应注意到,反掺杂区90是彼此横向分开的,并且每个反掺杂区的横向边缘包括区域92,区域92更深地深入外延层18并相对于反掺杂区90的其余部分更高地掺杂。
根据下面的方法制造根据本发明第三实施方案的器件86。
首先参照图12,在管芯8的顶面上形成氧化物层。下一步,通过光刻和蚀刻,去除氧化物层的一部分,在氧化物层上开设窗口89,以形成氧化物层88(实线)和氧化物层92a(虚线),并在窗口89区域内暴露外延层18的部分顶面。通过窗口89进行植入,以在外延层18内形成反掺杂区92。随后,在氧化物层88上形成光刻胶层,并去除氧化物层92a以暴露外延层18的部分顶面。利用氧化物层88(未通过光刻和蚀刻去除)作为掩模,在外延层18中形成反掺杂区90。随后,利用氧化物层88作为掩模,在反掺杂区90中植入源极掺杂物。应该注意到,源极掺杂物植入的深度小于反掺杂区90的深度。还应注意到,如图12所示,反掺杂区90与反掺杂区92是混合的。区92比区90更深地进入外延层18,并通过一个驱动步骤横向延伸到氧化物层88下方的区域。
参照图13,优选地,反掺杂区90和包含源极掺杂物的区域在一扩散驱动中被驱动,以形成基区28和源极区30。随后通过光刻形成沟槽20以获得如图13所示的结构。
参照图14,氧化物层94被生长在图13所示结构的上方,包括每个沟槽20的侧壁和底部。应该注意到,也可以修改处理方法以获得具有类似于器件10(第一实施方案)和器件78(第二实施方案)的厚氧化物底部的沟槽20。在形成氧化物层94之后,淀积多晶硅层,随后进行充分的蚀刻(与任何在下面的氧化物一起进行),以使各个沟槽20部分地填充以用作栅极的多晶硅(导电材料26)。
接下来下面参照图15,随后去除剩余的氧化物88,然后在如图14所示的结构上淀积TEOS层96(如虚线所示)。接着,在TEOS层96中开设一个开口98(由竖直虚线示出),以暴露外延层18顶面的特定部分,该部分被蚀刻以形成凹陷32。随后,与基区28导电类型相同的掺杂物被植入每个凹陷32的底部,并在一个扩散驱动中被驱动以形成高导电区34。所后通过(例如)光刻去除TEOS 96的选定部分(去除部分如虚线所示),从而形成绝缘插头44。
再次参照图11,钛(Ti)层利用如喷溅等方法被淀积在图15所示的结构上,并随后经过退火以形成TiSi2,其用作在横向分开的基区28之间的外延层区之上的肖特基势垒40的势垒材料。应该注意到,TiSi2也可以延伸在每个凹陷32的底部和侧壁上。下一步,从绝缘插头44的顶部除去多余的TiSi2,并喷上触点层42。随后在管芯8的底部上淀积底部触点46,从而形成根据本发明第三实施方案的器件86。
尽管本发明是结合特定的实施方案进行描述的,对本领域的技术人员而言,许多其它的变化、改进和应用是显而易见的。因而声明,本发明的保护范围只受权利要求的限制,而不受本文的特定公开的限制。
Claims (9)
1.一种用于制造半导体器件的方法,包括:
提供半导体管芯;
在所述管芯中形成肖特基器件;
在所述管芯中形成沟槽型半导体开关器件,所述沟槽型半导体开关器件包括基区,其中邻近所述肖特基器件的基区相对于所述基区的其他部分被加深并且更高地掺杂,并且所述半导体开关器件包括至少一个功率节点;以及
形成与所述肖特基器件和所述至少一个功率节点相接触的共用第一触点。
2.根据权利要求1所述的方法,其特征在于,所述沟槽型半导体开关器件是沟槽型金属氧化物半导体场效应晶体管。
3.根据权利要求1所述的方法,其特征在于,所述肖特基器件包括由TiSi2组成的肖特基势垒。
4.根据权利要求3所述的方法,其特征在于,所述肖特基势垒被布置在所述管芯的顶面的一部分上,并与其肖特基接触。
5.根据权利要求4所述的方法,其特征在于,所述肖特基势垒被布置在形成于所述管芯内的台面的一部分上,并与其肖特基接触。
6.一种半导体器件,包括:
管芯,其中形成有肖特基器件和金属氧化物半导体门控开关器件,所述肖特基器件包括形成在所述管芯的表面上的多个肖特基区,所述金属氧化物半导体门控开关器件包括多个栅极结构,每个栅极结构包括延伸穿过基区的沟槽,所述沟槽在侧壁上形成有绝缘层,并且包含有导电电极;
其中,所述栅极结构被分组形成,并通过肖特基区相互分开,并且位于所述肖特基器件附近的基区相对于所述基区的其他部分被加深并且更高地掺杂。
7.根据权利要求6所述的半导体器件,其特征在于,所述金属氧化物半导体门控开关器件为金属氧化物半导体场效应晶体管。
8.根据权利要求6所述的半导体器件,其特征在于,各个肖特基区包括含有TiSi2的肖特基势垒。
9.根据权利要求8所述的半导体器件,其特征在于,各个肖特基势垒被布置在所述管芯内形成的台面的主表面上。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/633,824 US6987305B2 (en) | 2003-08-04 | 2003-08-04 | Integrated FET and schottky device |
US10/633,824 | 2003-08-04 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100702833A Division CN100409456C (zh) | 2003-08-04 | 2004-08-04 | 集成的场效应晶体管和肖特基器件 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101075581A true CN101075581A (zh) | 2007-11-21 |
CN101075581B CN101075581B (zh) | 2010-06-09 |
Family
ID=34115903
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007101108738A Expired - Fee Related CN101075581B (zh) | 2003-08-04 | 2004-08-04 | 集成的场效应晶体管和肖特基器件及其制造方法 |
CNB2004100702833A Expired - Fee Related CN100409456C (zh) | 2003-08-04 | 2004-08-04 | 集成的场效应晶体管和肖特基器件 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100702833A Expired - Fee Related CN100409456C (zh) | 2003-08-04 | 2004-08-04 | 集成的场效应晶体管和肖特基器件 |
Country Status (5)
Country | Link |
---|---|
US (2) | US6987305B2 (zh) |
JP (1) | JP4843204B2 (zh) |
CN (2) | CN101075581B (zh) |
DE (1) | DE102004036330B4 (zh) |
TW (1) | TWI302028B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102163623A (zh) * | 2010-02-23 | 2011-08-24 | 富士电机系统株式会社 | 半导体元件及半导体元件的制造方法 |
Families Citing this family (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7045859B2 (en) * | 2001-09-05 | 2006-05-16 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US7667264B2 (en) * | 2004-09-27 | 2010-02-23 | Alpha And Omega Semiconductor Limited | Shallow source MOSFET |
US20060197148A1 (en) * | 2005-02-04 | 2006-09-07 | Hsu Hsiu-Wen | Trench power moset and method for fabricating the same |
US8283723B2 (en) * | 2005-02-11 | 2012-10-09 | Alpha & Omega Semiconductor Limited | MOS device with low injection diode |
US7285822B2 (en) | 2005-02-11 | 2007-10-23 | Alpha & Omega Semiconductor, Inc. | Power MOS device |
US7737522B2 (en) * | 2005-02-11 | 2010-06-15 | Alpha & Omega Semiconductor, Ltd. | Trench junction barrier controlled Schottky device with top and bottom doped regions for enhancing forward current in a vertical direction |
US7671439B2 (en) * | 2005-02-11 | 2010-03-02 | Alpha & Omega Semiconductor, Ltd. | Junction barrier Schottky (JBS) with floating islands |
US7948029B2 (en) | 2005-02-11 | 2011-05-24 | Alpha And Omega Semiconductor Incorporated | MOS device with varying trench depth |
US8093651B2 (en) * | 2005-02-11 | 2012-01-10 | Alpha & Omega Semiconductor Limited | MOS device with integrated schottky diode in active region contact trench |
US8362547B2 (en) | 2005-02-11 | 2013-01-29 | Alpha & Omega Semiconductor Limited | MOS device with Schottky barrier controlling layer |
US9685524B2 (en) | 2005-03-11 | 2017-06-20 | Vishay-Siliconix | Narrow semiconductor trench structure |
DE112006000832B4 (de) * | 2005-04-06 | 2018-09-27 | Fairchild Semiconductor Corporation | Trenched-Gate-Feldeffekttransistoren und Verfahren zum Bilden derselben |
TWI489557B (zh) | 2005-12-22 | 2015-06-21 | Vishay Siliconix | 高移動率p-通道溝槽及平面型空乏模式的功率型金屬氧化物半導體場效電晶體 |
US8409954B2 (en) * | 2006-03-21 | 2013-04-02 | Vishay-Silconix | Ultra-low drain-source resistance power MOSFET |
US8008716B2 (en) * | 2006-09-17 | 2011-08-30 | Alpha & Omega Semiconductor, Ltd | Inverted-trench grounded-source FET structure with trenched source body short electrode |
JP2008085278A (ja) * | 2006-09-29 | 2008-04-10 | Ricoh Co Ltd | 半導体装置及びその製造方法 |
US9437729B2 (en) * | 2007-01-08 | 2016-09-06 | Vishay-Siliconix | High-density power MOSFET with planarized metalization |
US7800185B2 (en) * | 2007-01-28 | 2010-09-21 | Force-Mos Technology Corp. | Closed trench MOSFET with floating trench rings as termination |
US7564099B2 (en) * | 2007-03-12 | 2009-07-21 | International Rectifier Corporation | Monolithic MOSFET and Schottky diode device |
US9947770B2 (en) * | 2007-04-03 | 2018-04-17 | Vishay-Siliconix | Self-aligned trench MOSFET and method of manufacture |
US8368126B2 (en) | 2007-04-19 | 2013-02-05 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US8138033B2 (en) * | 2007-05-09 | 2012-03-20 | Semiconductor Components Industries, Llc | Semiconductor component and method of manufacture |
EP2232559B1 (en) | 2007-09-26 | 2019-05-15 | STMicroelectronics N.V. | Adjustable field effect rectifier |
US8643055B2 (en) * | 2007-09-26 | 2014-02-04 | Stmicroelectronics N.V. | Series current limiter device |
US8633521B2 (en) * | 2007-09-26 | 2014-01-21 | Stmicroelectronics N.V. | Self-bootstrapping field effect diode structures and methods |
US8148748B2 (en) * | 2007-09-26 | 2012-04-03 | Stmicroelectronics N.V. | Adjustable field effect rectifier |
US9484451B2 (en) | 2007-10-05 | 2016-11-01 | Vishay-Siliconix | MOSFET active area and edge termination area charge balance |
US7741693B1 (en) | 2007-11-16 | 2010-06-22 | National Semiconductor Corporation | Method for integrating trench MOS Schottky barrier devices into integrated circuits and related semiconductor devices |
US7851881B1 (en) * | 2008-03-21 | 2010-12-14 | Microsemi Corporation | Schottky barrier diode (SBD) and its off-shoot merged PN/Schottky diode or junction barrier Schottky (JBS) diode |
JP5612268B2 (ja) * | 2008-03-28 | 2014-10-22 | 株式会社東芝 | 半導体装置及びdc−dcコンバータ |
JP5617175B2 (ja) * | 2008-04-17 | 2014-11-05 | 富士電機株式会社 | ワイドバンドギャップ半導体装置とその製造方法 |
US7807576B2 (en) * | 2008-06-20 | 2010-10-05 | Fairchild Semiconductor Corporation | Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices |
US7816732B2 (en) * | 2008-06-23 | 2010-10-19 | Force Mos Technology Co., Ltd. | Integrated trench MOSFET and Schottky rectifier with trench contact structure |
US8426913B2 (en) | 2008-06-23 | 2013-04-23 | Force Mos Technology Co., Ltd. | Integrated trench MOSFET with trench Schottky rectifier |
US8829624B2 (en) * | 2008-06-30 | 2014-09-09 | Fairchild Semiconductor Corporation | Power device with monolithically integrated RC snubber |
US8203181B2 (en) | 2008-09-30 | 2012-06-19 | Infineon Technologies Austria Ag | Trench MOSFET semiconductor device and manufacturing method therefor |
US8022474B2 (en) * | 2008-09-30 | 2011-09-20 | Infineon Technologies Austria Ag | Semiconductor device |
US8004036B2 (en) * | 2008-11-20 | 2011-08-23 | Force Mos Technology Co., Ltd. | MOSFET-Schottky rectifier-diode integrated circuits with trench contact structures for device shrinkage and performance improvement |
US8174067B2 (en) * | 2008-12-08 | 2012-05-08 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
TWI396240B (zh) * | 2009-05-08 | 2013-05-11 | Anpec Electronics Corp | 製造功率半導體元件的方法 |
TWI382534B (zh) * | 2009-05-13 | 2013-01-11 | Anpec Electronics Corp | 整合金氧半導體場效電晶體與蕭特基二極體之半導體元件及其製作方法 |
US20110006362A1 (en) * | 2009-07-10 | 2011-01-13 | Force Mos Technology Co. Ltd. | Trench MOSFET with on-resistance reduction |
US9425306B2 (en) | 2009-08-27 | 2016-08-23 | Vishay-Siliconix | Super junction trench power MOSFET devices |
US9443974B2 (en) | 2009-08-27 | 2016-09-13 | Vishay-Siliconix | Super junction trench power MOSFET device fabrication |
US9431530B2 (en) * | 2009-10-20 | 2016-08-30 | Vishay-Siliconix | Super-high density trench MOSFET |
JP2011176026A (ja) * | 2010-02-23 | 2011-09-08 | Fuji Electric Co Ltd | 半導体素子の製造方法 |
CN101853854B (zh) * | 2010-03-12 | 2012-11-21 | 无锡新洁能功率半导体有限公司 | 一种改进型终端结构的沟槽功率mos器件 |
JP2011243948A (ja) * | 2010-04-22 | 2011-12-01 | Elpida Memory Inc | 半導体装置及びその製造方法 |
JP2012023199A (ja) | 2010-07-14 | 2012-02-02 | Rohm Co Ltd | ショットキバリアダイオード |
TWI422041B (zh) * | 2010-09-01 | 2014-01-01 | Pfc Device Corp | 溝渠隔絕式金氧半p-n接面二極體結構及其製作方法 |
CN102456690B (zh) * | 2010-10-22 | 2014-07-02 | 成都芯源系统有限公司 | 半导体器件及其制造方法 |
US8502346B2 (en) * | 2010-12-23 | 2013-08-06 | Alpha And Omega Semiconductor Incorporated | Monolithic IGBT and diode structure for quasi-resonant converters |
US8502302B2 (en) * | 2011-05-02 | 2013-08-06 | Alpha And Omega Semiconductor Incorporated | Integrating Schottky diode into power MOSFET |
CN102800670A (zh) * | 2011-05-27 | 2012-11-28 | 硕颉科技股份有限公司 | 单片式金属氧化半导体场效应晶体管-萧特基二极管元件 |
US8362585B1 (en) * | 2011-07-15 | 2013-01-29 | Alpha & Omega Semiconductor, Inc. | Junction barrier Schottky diode with enforced upper contact structure and method for robust packaging |
EP2555241A1 (en) | 2011-08-02 | 2013-02-06 | Nxp B.V. | IC die, semiconductor package, printed circuit board and IC die manufacturing method |
US9412883B2 (en) | 2011-11-22 | 2016-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for MOS capacitors in replacement gate process |
TWI451498B (zh) * | 2011-12-28 | 2014-09-01 | Pfc Device Corp | 具快速反應速度的金氧半p-n接面二極體及其製作方法 |
US8785278B2 (en) * | 2012-02-02 | 2014-07-22 | Alpha And Omega Semiconductor Incorporated | Nano MOSFET with trench bottom oxide shielded and third dimensional P-body contact |
US9614043B2 (en) | 2012-02-09 | 2017-04-04 | Vishay-Siliconix | MOSFET termination trench |
TWI480951B (zh) * | 2012-03-21 | 2015-04-11 | Pfc Device Corp | 用於半導體元件之寬溝渠終端結構 |
US8896047B2 (en) * | 2012-05-22 | 2014-11-25 | Infineon Technologies Ag | Termination arrangement for vertical MOSFET |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
US9496391B2 (en) * | 2013-03-15 | 2016-11-15 | Fairchild Semiconductor Corporation | Termination region of a semiconductor device |
JP5865860B2 (ja) * | 2013-03-25 | 2016-02-17 | 株式会社東芝 | 半導体装置 |
CN104183642B (zh) * | 2013-05-22 | 2018-09-21 | 英飞凌科技奥地利有限公司 | 用于垂直mosfet的终端布置 |
KR102046663B1 (ko) * | 2013-11-04 | 2019-11-20 | 매그나칩 반도체 유한회사 | 반도체 소자 및 그 제조방법 |
US9484404B2 (en) | 2014-01-29 | 2016-11-01 | Stmicroelectronics S.R.L. | Electronic device of vertical MOS type with termination trenches having variable depth |
DE102014005879B4 (de) * | 2014-04-16 | 2021-12-16 | Infineon Technologies Ag | Vertikale Halbleitervorrichtung |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
CN106575666B (zh) | 2014-08-19 | 2021-08-06 | 维西埃-硅化物公司 | 超结金属氧化物半导体场效应晶体管 |
EP3183753A4 (en) | 2014-08-19 | 2018-01-10 | Vishay-Siliconix | Electronic circuit |
CN105575962A (zh) * | 2014-10-10 | 2016-05-11 | 硕颉科技股份有限公司 | 单片式混合整流二极管结构 |
JP6185504B2 (ja) * | 2015-03-24 | 2017-08-23 | 京セラ株式会社 | 半導体装置 |
US10333005B2 (en) | 2017-09-06 | 2019-06-25 | Semiconductor Components Industries, Llc | Merged P-intrinsic-N (PIN) Schottky diode |
JP6776205B2 (ja) * | 2017-09-20 | 2020-10-28 | 株式会社東芝 | 半導体装置の製造方法 |
US11081554B2 (en) * | 2017-10-12 | 2021-08-03 | Semiconductor Components Industries, Llc | Insulated gate semiconductor device having trench termination structure and method |
EP3726587A1 (en) | 2019-04-16 | 2020-10-21 | Infineon Technologies Austria AG | Semiconductor transistor device and method of manufacturing the same |
CN112993024A (zh) * | 2019-12-02 | 2021-06-18 | 三垦电气株式会社 | 半导体装置及其形成方法 |
CN118198060A (zh) * | 2021-03-18 | 2024-06-14 | 厦门市三安集成电路有限公司 | 一种双极型场效应晶体管 |
US11869967B2 (en) | 2021-08-12 | 2024-01-09 | Alpha And Omega Semiconductor International Lp | Bottom source trench MOSFET with shield electrode |
CN114122109A (zh) * | 2021-11-24 | 2022-03-01 | 扬州国宇电子有限公司 | 一种沟槽二极管势垒层制备方法 |
Family Cites Families (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5115394B1 (zh) | 1969-11-20 | 1976-05-17 | ||
US4262296A (en) | 1979-07-27 | 1981-04-14 | General Electric Company | Vertical field effect transistor with improved gate and channel structure |
US4300152A (en) | 1980-04-07 | 1981-11-10 | Bell Telephone Laboratories, Incorporated | Complementary field-effect transistor integrated circuit device |
US4513309A (en) | 1982-11-03 | 1985-04-23 | Westinghouse Electric Corp. | Prevention of latch-up in CMOS integrated circuits using Schottky diodes |
US4982244A (en) | 1982-12-20 | 1991-01-01 | National Semiconductor Corporation | Buried Schottky clamped transistor |
JPH0693512B2 (ja) | 1986-06-17 | 1994-11-16 | 日産自動車株式会社 | 縦形mosfet |
US4827321A (en) | 1987-10-29 | 1989-05-02 | General Electric Company | Metal oxide semiconductor gated turn off thyristor including a schottky contact |
US4871686A (en) | 1988-03-28 | 1989-10-03 | Motorola, Inc. | Integrated Schottky diode and transistor |
US4903189A (en) * | 1988-04-27 | 1990-02-20 | General Electric Company | Low noise, high frequency synchronous rectifier |
US5111253A (en) | 1989-05-09 | 1992-05-05 | General Electric Company | Multicellular FET having a Schottky diode merged therewith |
US5262668A (en) * | 1992-08-13 | 1993-11-16 | North Carolina State University At Raleigh | Schottky barrier rectifier including schottky barrier regions of differing barrier heights |
DE69329543T2 (de) | 1992-12-09 | 2001-05-31 | Compaq Computer Corp., Houston | Herstellung eines Feldeffekttransistors mit integrierter Schottky-Klammerungsdiode |
US6049108A (en) | 1995-06-02 | 2000-04-11 | Siliconix Incorporated | Trench-gated MOSFET with bidirectional voltage clamping |
US6043126A (en) * | 1996-10-25 | 2000-03-28 | International Rectifier Corporation | Process for manufacture of MOS gated device with self aligned cells |
US5886383A (en) | 1997-01-10 | 1999-03-23 | International Rectifier Corporation | Integrated schottky diode and mosgated device |
US5877528A (en) * | 1997-03-03 | 1999-03-02 | Megamos Corporation | Structure to provide effective channel-stop in termination areas for trenched power transistors |
JP3502531B2 (ja) * | 1997-08-28 | 2004-03-02 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP3851776B2 (ja) | 1999-01-11 | 2006-11-29 | フラウンホーファー−ゲゼルシャフト・ツール・フェルデルング・デル・アンゲヴァンテン・フォルシュング・アインゲトラーゲネル・フェライン | パワーmos素子及びmos素子の製造方法 |
US6351018B1 (en) | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US6274905B1 (en) | 1999-06-30 | 2001-08-14 | Fairchild Semiconductor Corporation | Trench structure substantially filled with high-conductivity material |
US6433396B1 (en) | 1999-10-05 | 2002-08-13 | International Rectifier Corporation | Trench MOSFET with integrated schottky device and process for its manufacture |
US7186609B2 (en) * | 1999-12-30 | 2007-03-06 | Siliconix Incorporated | Method of fabricating trench junction barrier rectifier |
GB0002235D0 (en) * | 2000-02-02 | 2000-03-22 | Koninkl Philips Electronics Nv | Trenched schottky rectifiers |
US6617642B1 (en) | 2000-02-23 | 2003-09-09 | Tripath Technology, Inc. | Field effect transistor structure for driving inductive loads |
GB0005650D0 (en) * | 2000-03-10 | 2000-05-03 | Koninkl Philips Electronics Nv | Field-effect semiconductor devices |
DE10026740C2 (de) | 2000-05-30 | 2002-04-11 | Infineon Technologies Ag | Halbleiterschaltelement mit integrierter Schottky-Diode und Verfahren zu dessen Herstellung |
US6396090B1 (en) * | 2000-09-22 | 2002-05-28 | Industrial Technology Research Institute | Trench MOS device and termination structure |
US6593620B1 (en) * | 2000-10-06 | 2003-07-15 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
JP2002203966A (ja) | 2000-12-27 | 2002-07-19 | Toshiba Corp | 半導体装置 |
GB0103715D0 (en) * | 2001-02-15 | 2001-04-04 | Koninkl Philips Electronics Nv | Semicondutor devices and their peripheral termination |
JP2002334997A (ja) * | 2001-05-08 | 2002-11-22 | Shindengen Electric Mfg Co Ltd | Mosトレンチを有するショットキー障壁整流装置及びその製造方法 |
JP4854868B2 (ja) | 2001-06-14 | 2012-01-18 | ローム株式会社 | 半導体装置 |
JP4756142B2 (ja) | 2001-07-06 | 2011-08-24 | 株式会社イノアックコーポレーション | 発泡ウレタンロール製造用のテープ供給装置 |
GB0118000D0 (en) * | 2001-07-24 | 2001-09-19 | Koninkl Philips Electronics Nv | Manufacture of semiconductor devices with schottky barriers |
JP4597433B2 (ja) * | 2001-07-26 | 2010-12-15 | 株式会社ニューギン | 遊技機 |
US6621107B2 (en) * | 2001-08-23 | 2003-09-16 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
JP2003068760A (ja) | 2001-08-29 | 2003-03-07 | Denso Corp | 炭化珪素半導体装置およびその製造方法 |
US7045859B2 (en) * | 2001-09-05 | 2006-05-16 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US6529034B1 (en) | 2001-11-07 | 2003-03-04 | International Rectifier Corporation | Integrated series schottky and FET to allow negative drain voltage |
JP3932890B2 (ja) | 2001-12-27 | 2007-06-20 | 株式会社デンソー | 半導体装置の製造方法 |
US6878994B2 (en) * | 2002-08-22 | 2005-04-12 | International Rectifier Corporation | MOSgated device with accumulated channel region and Schottky contact |
US7615802B2 (en) * | 2003-03-19 | 2009-11-10 | Siced Electronics Development Gmbh & Co. Kg | Semiconductor structure comprising a highly doped conductive channel region and method for producing a semiconductor structure |
US6818939B1 (en) * | 2003-07-18 | 2004-11-16 | Semiconductor Components Industries, L.L.C. | Vertical compound semiconductor field effect transistor structure |
US6977208B2 (en) * | 2004-01-27 | 2005-12-20 | International Rectifier Corporation | Schottky with thick trench bottom and termination oxide and process for manufacture |
-
2003
- 2003-08-04 US US10/633,824 patent/US6987305B2/en not_active Expired - Lifetime
-
2004
- 2004-07-27 DE DE102004036330.7A patent/DE102004036330B4/de not_active Expired - Fee Related
- 2004-08-02 TW TW093123093A patent/TWI302028B/zh not_active IP Right Cessation
- 2004-08-03 JP JP2004227165A patent/JP4843204B2/ja not_active Expired - Fee Related
- 2004-08-04 CN CN2007101108738A patent/CN101075581B/zh not_active Expired - Fee Related
- 2004-08-04 CN CNB2004100702833A patent/CN100409456C/zh not_active Expired - Fee Related
-
2005
- 2005-10-21 US US11/255,745 patent/US7510953B2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102163623A (zh) * | 2010-02-23 | 2011-08-24 | 富士电机系统株式会社 | 半导体元件及半导体元件的制造方法 |
CN102163623B (zh) * | 2010-02-23 | 2015-09-16 | 富士电机株式会社 | 半导体元件及半导体元件的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20060035422A1 (en) | 2006-02-16 |
CN1581510A (zh) | 2005-02-16 |
US6987305B2 (en) | 2006-01-17 |
TWI302028B (en) | 2008-10-11 |
US7510953B2 (en) | 2009-03-31 |
DE102004036330A1 (de) | 2005-03-17 |
US20050029585A1 (en) | 2005-02-10 |
DE102004036330B4 (de) | 2018-04-05 |
CN101075581B (zh) | 2010-06-09 |
TW200507237A (en) | 2005-02-16 |
JP2005057291A (ja) | 2005-03-03 |
JP4843204B2 (ja) | 2011-12-21 |
CN100409456C (zh) | 2008-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101075581A (zh) | 集成的场效应晶体管和肖特基器件及其制造方法 | |
JP5323359B2 (ja) | パワーmosデバイス | |
US8586435B2 (en) | Fabrication of MOSFET device with reduced breakdown voltage | |
US9224855B2 (en) | Trench gated power device with multiple trench width and its fabrication process | |
TWI329928B (en) | Power mosfet device structure for high frequency applications and its manufacturing method and application of the same | |
CN1552102A (zh) | 带有自对准源极和接触的沟槽型场效应晶体管 | |
US20100308400A1 (en) | Semiconductor Power Switches Having Trench Gates | |
US20080211014A1 (en) | Ultra dense trench-gated power device with the reduced drain-source feedback capacitance and miller charge | |
US6780714B2 (en) | Semiconductor devices and their manufacture | |
US6972231B2 (en) | Rad Hard MOSFET with graded body diode junction and reduced on resistance | |
CN1738057A (zh) | 具有增强的屏蔽结构的金属氧化物半导体器件 | |
WO2007021701A2 (en) | Structure and method for forming inter-poly dielectric in a shielded gate field effect transistor | |
US7494876B1 (en) | Trench-gated MIS device having thick polysilicon insulation layer at trench bottom and method of fabricating the same | |
CN1947262A (zh) | Ldmos晶体管及其制作方法 | |
JP2007531988A (ja) | トレンチデバイスのための自動整合された接点構造体 | |
JP2005503022A (ja) | トレンチゲートmosfetにおける端部終端 | |
US20130043526A1 (en) | Method of making an insulated gate semiconductor device with source-substrate connection and structure | |
CN1763970A (zh) | 薄型绝缘半导体之绝缘间隙壁 | |
CN1992181A (zh) | 具有凹形沟道的半导体器件的形成方法 | |
CN1992342A (zh) | 半导体器件及其制造方法 | |
JP2004520718A (ja) | トレンチ−ゲート構造半導体装置及びその製造方法 | |
EP1162665A2 (en) | Trench gate MIS device and method of fabricating the same | |
WO2006135861A2 (en) | Power semiconductor device | |
CN1675776A (zh) | 制造垂直栅极半导体器件的方法 | |
CN112038234B (zh) | SiC MOSFET器件及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100609 Termination date: 20120804 |