TWI489557B - 高移動率p-通道溝槽及平面型空乏模式的功率型金屬氧化物半導體場效電晶體 - Google Patents
高移動率p-通道溝槽及平面型空乏模式的功率型金屬氧化物半導體場效電晶體 Download PDFInfo
- Publication number
- TWI489557B TWI489557B TW095147906A TW95147906A TWI489557B TW I489557 B TWI489557 B TW I489557B TW 095147906 A TW095147906 A TW 095147906A TW 95147906 A TW95147906 A TW 95147906A TW I489557 B TWI489557 B TW I489557B
- Authority
- TW
- Taiwan
- Prior art keywords
- trench
- plane
- wafer
- mosfet
- germanium
- Prior art date
Links
- 230000005669 field effect Effects 0.000 title claims description 7
- 229910044991 metal oxide Inorganic materials 0.000 title claims description 7
- 150000004706 metal oxides Chemical class 0.000 title claims description 7
- 239000004065 semiconductor Substances 0.000 title claims description 7
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 10
- 238000009825 accumulation Methods 0.000 claims description 8
- 230000001186 cumulative effect Effects 0.000 claims description 7
- 238000000034 method Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 229910052732 germanium Inorganic materials 0.000 claims 5
- 235000012431 wafers Nutrition 0.000 description 11
- 239000013078 crystal Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02516—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02609—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/4238—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the surface lay-out
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
- Junction Field-Effect Transistors (AREA)
Description
本發明係為一種高移動率P-通道的溝槽功率型金屬氧化物半導體場效電晶體。
已知有一段相當時間,電洞在(110)晶面中的移動率係取決於電流(在<110>方向為最大)的方向(D.Colman等人,應用物理期刊,第1923至1931頁,1968年)。他們的實驗結果圖示於第1圖的曲線圖。由第1圖的曲線圖可見,與習知(100)取向相比,顯然,取決於閘極偏壓,電洞移動率增加到兩倍以上。
Plummer等人也報導(1980 IEDM,第104至106頁)一種在(100)晶圓上製成且溝槽側壁平行於(110)晶面的溝槽功率型MOSFET,與溝槽壁平行於(110)平面但電流方向也為<100>方向的對應溝槽MOSFET相比,在閘極電壓較高時會有較高的電洞移動率。
最近,有許多作者重申電洞移動率在(110)平面和<110>方向為最高這件事實(H.Irie等人,IEDM,第225至228頁,2004年及其參考文獻)。有一種溝槽橫向型裝置的專利也已頒給Wendell P.Noble等人(美國專利第6,580,154號,2003年6月17日發行)。
就吾等所知,目前已發行的專利中還沒有把電洞限制成只能在(110)平面與<110>方向中流動的垂直溝槽
MOSFET或平面型DMOSFET。
依據本發明之一實施例,係特地提出一種用於產生一溝槽金屬氧化物半導體場效電晶體(MOSFET)裝置的方法,該方法係包含:使用一以方向為表面取向的矽晶圓;蝕刻一在平面或等效平面中的溝槽;以及,施加一相對於該MOSFET裝置之源極為負的電壓於該MOSFET裝置之一閘極,而在反轉通道中產生一在平面或等效平面和方向中流動的電流。
依據本發明之一實施例,係特地提出一種平面型DMOSFET P-通道結構,其係包含:一以方向為表面取向的矽晶圓;一在平面和方向中流動的電流。
依據本發明之一實施例,係特地提出一種累積型溝槽金屬氧化物半導體場效電晶體(MOSFET)裝置,其係包含:一以方向為表面取向的矽晶圓;一在平面或等效平面中蝕刻而成的溝槽;一相對於該MOSFET裝置之源極為負的電壓,其係施加於該MOSFET裝置之一閘極,而在反轉通道中產生一在平面或等效平面和方向中流動的電流;一累積層,其係具有平面取向;以及,一經由該累積層而在方向中流動的電流。
為了解釋本發明,以用來製作習知P通道的溝槽功率型MOSFET、示意圖示於第2圖的習知晶圓開始。由第2圖可
見,溝槽MOSFET內的電流方向(電流是由正面流到底面)永遠都是在<100>方向。
在此類晶圓上,有可能旋轉該等溝槽使得電流的平面是在(110)平面中。第3圖、第4圖、第5圖、第6圖、第7圖圖示不同轉向的溝槽。垂直溝槽與水平溝槽的平面都在等效的(100)平面上而經旋轉溝槽都在(110)或等效平面上。應注意,第5圖的晶粒(C)與第6圖的晶粒(D)已製成且正在分析資料。初步分析顯示該經旋轉溝槽之裝置的總電阻(亦即,當電流是在(110)平面中時)小於溝槽是在(100)平面中的控制裝置。
為了實現電流在(110)平面中流動且方向是在<110>方向中的溝槽MOSFET,最好用以<110>方向為表面取向的晶圓開始,亦即,選定平坦面(flat)為(110)平面的。這圖示於第8圖。在第8圖的此一晶圓上,TrenchFET遮罩可經設計成能使得該等溝槽平行及/或垂直於(110)平坦面,如第9圖與第10圖所示。圖示於第9圖、第10圖的溝槽可經蝕刻成呈平行或垂直於該平坦面,從而平行於該平坦面的溝槽都在(110)或等效平面中。晶圓表面取向在<110>方向中,所以電洞的流動方向也在<110>方向中。第11圖圖示一溝槽MOSFET結構的示意圖以及晶面方向。
圖示於第12圖的平面型DMOSFET P通道結構在(110)平面和<110>方向中也會有電流。
儘管繪於第11圖與第12圖的結構為用於溝槽及平面型DMOSFET的傳統形狀,基板晶圓(substrate wafer)的選擇可能為關鍵,如上述,因為電流方向可能不是在[110]方向,除非
晶圓是依照此一方向成長,亦即,表面的取向是在[110]方向。
不同的晶面會有不同的氧化物成長速率。與[100]方向相比,在[110]方向的成長較快。(110)平面的表面電荷約為(100)平面的兩倍。在設計高移動率型MOSFET的必要臨界電壓時,最好考慮到這些事實。
第13圖為一高移動率型P通道裝置的示意圖,在此於電流導通期間MOS閘極會反轉通道(N型本體)且累積電荷在輕度摻雜累積區(accumulation region)(P型層)。
在延伸進入漂移區(drift region)的PN接面處會支撐崩潰電壓。不過,不像傳統溝槽MOSFET,漂移電阻由兩個平行分量組成:一為累積區的電阻,另一為漂移區的電阻。累積電阻分量小於漂移區電阻的分量。以最佳方式選定的累積型通道(亦即,電流是在(110)平面與<110>方向中,如上述)和漂移區的總電阻會實質低於沒有像本臨時專利申請案所述那樣正確地選定之基板取向的傳統累積功率型MOSFET的對應數值。
本發明藉由選定累積層的平面與方向為(110)平面與<110>方向,累積層的電阻會大約減少一半。
下列之概念係可受上述本申請案之內容所支持:
概念1. 一種垂直溝槽MOSFET,其中電洞電流係被限制而流動於一平面以及一方向。
概念2. 如概念1之垂直溝槽MOSFET,其係於一晶圓中被製得。
概念3. 如概念2之垂直溝槽MOSFET,其中該電洞電流
係反應以將一相對於該MOSFET之源極為負的電壓施加於該MOSFET裝置之一閘極。
概念4. 一種用於平面DMOSFET之通道結構,其包含:一P通道;具有以方向為表面取向之矽晶圓;一流動於一平面上之電流,以及一電流流動於一方向。
概念5. 一種功率型MOSFET結構,包含:一閘極;一源極;一反轉/累積通道;其中電動流動於該反轉/累積通道;
其中該通道係沿著一結晶平面對齊;且其中當相對於該源極為負的電壓被施加於該閘極,該流動係於一方向。
概念6. 一種製造一溝槽MOSFET之方法,該方法包含:使用在一方向具有表面取向的矽晶圓,以及在平面或等效平面中蝕刻一溝槽。
概念7. 如概念6之方法,其中當與一相對於該源極被施加於該MOSFET裝置之閘極之負的電壓共同操作時,該溝槽MOSFET包含一電流流動於反轉通道,其係於該平面或等效平面以及於該方向。
<110>‧‧‧方向
(110)‧‧‧平面取向
[110]‧‧‧方向
第1圖為實驗結果之曲線圖;第2圖為用來製作習知P通道的溝槽功率型MOSFET之習知晶圓;第3、4、5、6、7圖為不同轉向之溝槽;第8圖為以<110>方向為表面取向之晶圓;第9、10圖為經設計而可平行或垂直於(110)平坦面之溝槽;
第11圖為一溝槽MOSFET結構之示意圖;第12圖為一平面型DMOSFET P通道結構之示意圖;第13圖為一高移動率型P通道裝置之示意圖。
<110>‧‧‧方向
Claims (5)
- 一種用於產生溝槽金屬氧化物半導體場效電晶體(MOSFET)裝置的方法,該方法係包含:使用具有一<110>方向之表面取向(orientation)的一矽基板晶圓;蝕刻出在該矽基板晶圓的一第一表面上之一(110)平面中的一溝槽;形成在該溝槽內的一閘極;形成鄰接於該溝槽的一源極;以及形成鄰接於一該矽基板晶圓中之與該第一表面相對之第二表面的一汲極,其中一電洞電流係限制於在該(110)平面和在該<110>方向中流動通過該矽基板晶圓。
- 如請求項1之方法,其中該溝槽係以45度轉向在一晶粒上形成。
- 一種平面型DMOSFET P-通道結構,其係包含:具有一<110>方向之表面取向的矽基板晶圓;在該基板矽晶圓之一第一表面上的一平面型閘極;鄰接於該平面型閘極的一源極;以及鄰接於一該矽基板晶圓中之與該第一表面相對之第二表面的一汲極,其中一電洞電流係限制於在一(110)平面和在該<110>方向中流動通過該矽基板晶圓。
- 一種累積型溝槽金屬氧化物半導體場效電晶體(MOSFET)裝置,其係包含:具有一<110>方向之表面取向的一矽晶圓; 在該矽晶圓之一(110)平面中蝕刻而成的一溝槽;形成於該溝槽內的一閘極;鄰接於該溝槽及該矽晶圓之一第一表面的一源極;鄰接於與該第一表面相對之一第二表面的一汲極;以及鄰接於該溝槽且具有該(110)平面取向的一累積層,其中一電洞電流係限制於在該(110)平面和在該<110>方向中流動並累積電荷於該累積層中。
- 如請求項4之累積型溝槽金屬氧化物半導體場效電晶體(MOSFET)裝置,其中該溝槽係以45度轉向在一晶粒上形成。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US75355005P | 2005-12-22 | 2005-12-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200746314A TW200746314A (en) | 2007-12-16 |
TWI489557B true TWI489557B (zh) | 2015-06-21 |
Family
ID=38218686
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095147906A TWI489557B (zh) | 2005-12-22 | 2006-12-20 | 高移動率p-通道溝槽及平面型空乏模式的功率型金屬氧化物半導體場效電晶體 |
Country Status (7)
Country | Link |
---|---|
US (2) | US9425043B2 (zh) |
EP (1) | EP1966827A4 (zh) |
JP (1) | JP2009521808A (zh) |
KR (2) | KR101261962B1 (zh) |
CN (2) | CN104064475B (zh) |
TW (1) | TWI489557B (zh) |
WO (1) | WO2007076063A2 (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7635637B2 (en) * | 2005-07-25 | 2009-12-22 | Fairchild Semiconductor Corporation | Semiconductor structures formed on substrates and methods of manufacturing the same |
US8409954B2 (en) | 2006-03-21 | 2013-04-02 | Vishay-Silconix | Ultra-low drain-source resistance power MOSFET |
WO2008015995A1 (fr) * | 2006-07-31 | 2008-02-07 | Japan Gas Synthesize, Ltd. | Catalyseur pour la production de gaz de pétrole liquéfié et procédé pour la production de gaz de pétrole liquéfié utilisant le catalyseur |
US20090035911A1 (en) * | 2007-07-30 | 2009-02-05 | Willy Rachmady | Method for forming a semiconductor device having abrupt ultra shallow epi-tip regions |
US20090072277A1 (en) * | 2007-09-17 | 2009-03-19 | Dsm Solutions, Inc. | System and Method for Enabling Higher Hole Mobility in a JFET |
US8101500B2 (en) * | 2007-09-27 | 2012-01-24 | Fairchild Semiconductor Corporation | Semiconductor device with (110)-oriented silicon |
US8039877B2 (en) * | 2008-09-09 | 2011-10-18 | Fairchild Semiconductor Corporation | (110)-oriented p-channel trench MOSFET having high-K gate dielectric |
US10026835B2 (en) | 2009-10-28 | 2018-07-17 | Vishay-Siliconix | Field boosted metal-oxide-semiconductor field effect transistor |
CN102130005A (zh) * | 2010-01-20 | 2011-07-20 | 上海华虹Nec电子有限公司 | 沟槽侧壁为(110)面的沟槽pmos的制备方法 |
US8513798B2 (en) | 2010-09-09 | 2013-08-20 | Infineon Technologies Ag | Power semiconductor chip package |
US8461645B2 (en) | 2011-03-16 | 2013-06-11 | Infineon Technologies Austria Ag | Power semiconductor device |
US8816429B2 (en) | 2011-07-07 | 2014-08-26 | Fairchild Semiconductor Corporation | Charge balance semiconductor devices with increased mobility structures |
US9614043B2 (en) | 2012-02-09 | 2017-04-04 | Vishay-Siliconix | MOSFET termination trench |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
EP3183754A4 (en) | 2014-08-19 | 2018-05-02 | Vishay-Siliconix | Super-junction metal oxide semiconductor field effect transistor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200511507A (en) * | 2003-05-26 | 2005-03-16 | Tadahiro Ohmi | P-channel power MIS field effect transistor and switching circuit |
Family Cites Families (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US615389A (en) * | 1898-12-06 | Wristlet | ||
US671040A (en) * | 1900-07-25 | 1901-04-02 | John Thomas Wright | Combined cultivator and planter. |
US691961A (en) * | 1900-10-31 | 1902-01-28 | August G Nelson | Alarm-bell. |
US4131524A (en) * | 1969-11-24 | 1978-12-26 | U.S. Philips Corporation | Manufacture of semiconductor devices |
JPS58100441A (ja) | 1981-12-10 | 1983-06-15 | Toshiba Corp | 半導体装置の製造方法 |
JPS58168258A (ja) | 1982-03-30 | 1983-10-04 | Nippon Telegr & Teleph Corp <Ntt> | 半導体集積回路装置およびその製造方法 |
JPS58197839A (ja) | 1982-05-14 | 1983-11-17 | Toshiba Corp | 半導体装置の製造方法 |
JPS5935445A (ja) | 1982-08-24 | 1984-02-27 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置の製造方法 |
US4605919A (en) * | 1982-10-04 | 1986-08-12 | Becton, Dickinson And Company | Piezoresistive transducer |
JPS6122630A (ja) | 1984-07-10 | 1986-01-31 | Sony Corp | 半導体装置の製造方法 |
US4835585A (en) | 1984-11-26 | 1989-05-30 | American Telephone And Telegraph Company, At&T Bell Laboratories | Trench gate structures |
JPS61256739A (ja) | 1985-05-10 | 1986-11-14 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JPS6292361A (ja) | 1985-10-17 | 1987-04-27 | Toshiba Corp | 相補型半導体装置 |
US4767722A (en) * | 1986-03-24 | 1988-08-30 | Siliconix Incorporated | Method for making planar vertical channel DMOS structures |
JPS62298130A (ja) | 1986-06-18 | 1987-12-25 | Matsushita Electric Ind Co Ltd | 素子分離方法 |
JPS63228710A (ja) * | 1987-03-18 | 1988-09-22 | Toshiba Corp | 半導体装置 |
US4799990A (en) | 1987-04-30 | 1989-01-24 | Ibm Corporation | Method of self-aligning a trench isolation structure to an implanted well region |
JPH0810757B2 (ja) | 1987-05-25 | 1996-01-31 | 松下電子工業株式会社 | 半導体装置の製造方法 |
JPS6476755A (en) | 1987-09-18 | 1989-03-22 | Hitachi Ltd | Semiconductor device |
US4758531A (en) | 1987-10-23 | 1988-07-19 | International Business Machines Corporation | Method of making defect free silicon islands using SEG |
JPH0235736A (ja) | 1988-07-26 | 1990-02-06 | Matsushita Electric Ind Co Ltd | 半導体装置 |
EP0354449A3 (en) * | 1988-08-08 | 1991-01-02 | Seiko Epson Corporation | Semiconductor single crystal substrate |
JPH0258248A (ja) | 1988-08-23 | 1990-02-27 | Seiko Epson Corp | 半導体装置の製造方法 |
US4939557A (en) | 1989-02-15 | 1990-07-03 | Varian Associates, Inc. | (110) GaAs microwave FET |
JPH0344067A (ja) | 1989-07-11 | 1991-02-25 | Nec Corp | 半導体基板の積層方法 |
US5182233A (en) * | 1989-08-02 | 1993-01-26 | Kabushiki Kaisha Toshiba | Compound semiconductor pellet, and method for dicing compound semiconductor wafer |
FR2668465B1 (fr) | 1990-10-30 | 1993-04-16 | Inst Francais Du Petrole | Procede d'elimination de mercure ou d'arsenic dans un fluide en presence d'une masse de captation de mercure et/ou d'arsenic. |
JP3131239B2 (ja) | 1991-04-25 | 2001-01-31 | キヤノン株式会社 | 半導体回路装置用配線および半導体回路装置 |
US5087586A (en) | 1991-07-03 | 1992-02-11 | Micron Technology, Inc. | Process for creating fully-recessed field isolation regions by oxidizing a selectively-grown epitaxial silicon layer |
US5366914A (en) * | 1992-01-29 | 1994-11-22 | Nec Corporation | Vertical power MOSFET structure having reduced cell area |
JPH07176745A (ja) * | 1993-12-17 | 1995-07-14 | Semiconductor Energy Lab Co Ltd | 半導体素子 |
US5814858A (en) | 1996-03-15 | 1998-09-29 | Siliconix Incorporated | Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer |
JPH09283440A (ja) | 1996-04-12 | 1997-10-31 | Toshiba Corp | 選択エピタキシャル膜の形成方法 |
JP3545590B2 (ja) * | 1997-03-14 | 2004-07-21 | 株式会社東芝 | 半導体装置 |
US6180966B1 (en) * | 1997-03-25 | 2001-01-30 | Hitachi, Ltd. | Trench gate type semiconductor device with current sensing cell |
JP3755228B2 (ja) * | 1997-04-14 | 2006-03-15 | 株式会社ニコン | 荷電粒子線露光装置 |
US6373100B1 (en) | 1998-03-04 | 2002-04-16 | Semiconductor Components Industries Llc | Semiconductor device and method for fabricating the same |
JPH11274485A (ja) * | 1998-03-25 | 1999-10-08 | Nec Kansai Ltd | 絶縁ゲート型半導体装置およびその製造方法 |
EP0996160A1 (en) | 1998-10-12 | 2000-04-26 | STMicroelectronics S.r.l. | Contact structure for a semiconductor device |
US7578923B2 (en) | 1998-12-01 | 2009-08-25 | Novellus Systems, Inc. | Electropolishing system and process |
US6413822B2 (en) | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
GB9917099D0 (en) | 1999-07-22 | 1999-09-22 | Koninkl Philips Electronics Nv | Cellular trench-gate field-effect transistors |
US6483171B1 (en) * | 1999-08-13 | 2002-11-19 | Micron Technology, Inc. | Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same |
US6245615B1 (en) | 1999-08-31 | 2001-06-12 | Micron Technology, Inc. | Method and apparatus on (110) surfaces of silicon structures with conduction in the <110> direction |
US6475864B1 (en) * | 1999-10-21 | 2002-11-05 | Fuji Electric Co., Ltd. | Method of manufacturing a super-junction semiconductor device with an conductivity type layer |
JP4528460B2 (ja) | 2000-06-30 | 2010-08-18 | 株式会社東芝 | 半導体素子 |
US6605843B1 (en) | 2000-08-11 | 2003-08-12 | Advanced Micro Devices, Inc. | Fully depleted SOI device with tungsten damascene contacts and method of forming same |
JP4764987B2 (ja) | 2000-09-05 | 2011-09-07 | 富士電機株式会社 | 超接合半導体素子 |
US6710403B2 (en) | 2002-07-30 | 2004-03-23 | Fairchild Semiconductor Corporation | Dual trench power MOSFET |
JP3531613B2 (ja) | 2001-02-06 | 2004-05-31 | 株式会社デンソー | トレンチゲート型半導体装置及びその製造方法 |
JP2002231945A (ja) | 2001-02-06 | 2002-08-16 | Denso Corp | 半導体装置の製造方法 |
JP3534084B2 (ja) | 2001-04-18 | 2004-06-07 | 株式会社デンソー | 半導体装置およびその製造方法 |
EP1267415A3 (en) | 2001-06-11 | 2009-04-15 | Kabushiki Kaisha Toshiba | Power semiconductor device having resurf layer |
US6436791B1 (en) | 2001-06-14 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing a very deep STI (shallow trench isolation) |
US6764906B2 (en) | 2001-07-03 | 2004-07-20 | Siliconix Incorporated | Method for making trench mosfet having implanted drain-drift region |
JP2003115587A (ja) * | 2001-10-03 | 2003-04-18 | Tadahiro Omi | <110>方位のシリコン表面上に形成された半導体装置およびその製造方法 |
EP1302982A1 (de) | 2001-10-12 | 2003-04-16 | Infineon Technologies AG | Verfahren zum Ausbilden einer vertikalen Feldeffekttransistoreinrichtung |
US6753250B1 (en) | 2002-06-12 | 2004-06-22 | Novellus Systems, Inc. | Method of fabricating low dielectric constant dielectric films |
JP4055504B2 (ja) | 2002-07-23 | 2008-03-05 | トヨタ自動車株式会社 | 半導体装置 |
US7161168B2 (en) | 2002-07-30 | 2007-01-09 | The Regents Of The University Of California | Superlattice nanopatterning of wires and complex patterns |
JP4158453B2 (ja) * | 2002-08-22 | 2008-10-01 | 株式会社デンソー | 半導体装置及びその製造方法 |
KR100475025B1 (ko) | 2002-10-25 | 2005-03-10 | 주식회사 하이닉스반도체 | 반도체소자의 소자분리절연막 형성방법 |
JP2004146626A (ja) | 2002-10-25 | 2004-05-20 | Toshiba Corp | 半導体装置 |
JP4695824B2 (ja) * | 2003-03-07 | 2011-06-08 | 富士電機ホールディングス株式会社 | 半導体ウエハの製造方法 |
US6844238B2 (en) | 2003-03-26 | 2005-01-18 | Taiwan Semiconductor Manufacturing Co., Ltd | Multiple-gate transistors with improved gate control |
WO2004095567A1 (de) | 2003-04-17 | 2004-11-04 | X-Fab Semiconductor Foundries Ag | Kontrolle des dickenabtrags von einem scheibenverbund und teststruktur zur abtragskontrolle |
US6987305B2 (en) | 2003-08-04 | 2006-01-17 | International Rectifier Corporation | Integrated FET and schottky device |
US7022578B2 (en) | 2003-10-09 | 2006-04-04 | Chartered Semiconductor Manufacturing Ltd. | Heterojunction bipolar transistor using reverse emitter window |
US6967112B2 (en) | 2003-12-23 | 2005-11-22 | Sharp Laboratories Of America, Inc. | Three-dimensional quantum dot structure for infrared photodetection |
US7115920B2 (en) * | 2004-04-12 | 2006-10-03 | International Business Machines Corporation | FinFET transistor and circuit |
US7122412B2 (en) | 2004-04-30 | 2006-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a necked FINFET device |
EP1605498A1 (en) | 2004-06-11 | 2005-12-14 | S.O.I. Tec Silicon on Insulator Technologies S.A. | A method of manufacturing a semiconductor wafer |
US7329576B2 (en) | 2004-09-02 | 2008-02-12 | Micron Technology, Inc. | Double-sided container capacitors using a sacrificial layer |
JP2006120789A (ja) | 2004-10-20 | 2006-05-11 | Toshiba Corp | 半導体装置 |
US7371641B2 (en) | 2004-10-29 | 2008-05-13 | International Rectifier Corporation | Method of making a trench MOSFET with deposited oxide |
JP4841829B2 (ja) * | 2004-11-17 | 2011-12-21 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
US20060108635A1 (en) * | 2004-11-23 | 2006-05-25 | Alpha Omega Semiconductor Limited | Trenched MOSFETS with part of the device formed on a (110) crystal plane |
US20100032857A1 (en) | 2005-02-28 | 2010-02-11 | Saint-Gobain Ceramics & Plastics, Inc. | Ceramic components, coated structures and methods for making same |
US9685524B2 (en) | 2005-03-11 | 2017-06-20 | Vishay-Siliconix | Narrow semiconductor trench structure |
US7868394B2 (en) | 2005-08-09 | 2011-01-11 | United Microelectronics Corp. | Metal-oxide-semiconductor transistor and method of manufacturing the same |
US8409954B2 (en) | 2006-03-21 | 2013-04-02 | Vishay-Silconix | Ultra-low drain-source resistance power MOSFET |
-
2006
- 2006-12-20 TW TW095147906A patent/TWI489557B/zh active
- 2006-12-22 US US11/644,553 patent/US9425043B2/en active Active
- 2006-12-22 KR KR1020117030811A patent/KR101261962B1/ko active IP Right Grant
- 2006-12-22 CN CN201410340007.8A patent/CN104064475B/zh active Active
- 2006-12-22 KR KR1020087017039A patent/KR101133510B1/ko active IP Right Grant
- 2006-12-22 JP JP2008547639A patent/JP2009521808A/ja active Pending
- 2006-12-22 CN CN200680052188.8A patent/CN101336483B/zh active Active
- 2006-12-22 EP EP06848908A patent/EP1966827A4/en not_active Ceased
- 2006-12-22 WO PCT/US2006/049133 patent/WO2007076063A2/en active Application Filing
-
2008
- 2008-05-20 US US12/123,664 patent/US9437424B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200511507A (en) * | 2003-05-26 | 2005-03-16 | Tadahiro Ohmi | P-channel power MIS field effect transistor and switching circuit |
Also Published As
Publication number | Publication date |
---|---|
US9425043B2 (en) | 2016-08-23 |
CN104064475B (zh) | 2017-07-07 |
KR20080083151A (ko) | 2008-09-16 |
CN101336483A (zh) | 2008-12-31 |
WO2007076063A3 (en) | 2007-09-07 |
EP1966827A2 (en) | 2008-09-10 |
JP2009521808A (ja) | 2009-06-04 |
US20070262360A1 (en) | 2007-11-15 |
WO2007076063A2 (en) | 2007-07-05 |
KR101261962B1 (ko) | 2013-05-09 |
US9437424B2 (en) | 2016-09-06 |
CN101336483B (zh) | 2014-08-20 |
CN104064475A (zh) | 2014-09-24 |
US20080220571A1 (en) | 2008-09-11 |
EP1966827A4 (en) | 2009-08-05 |
KR20120026564A (ko) | 2012-03-19 |
KR101133510B1 (ko) | 2012-04-05 |
TW200746314A (en) | 2007-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI489557B (zh) | 高移動率p-通道溝槽及平面型空乏模式的功率型金屬氧化物半導體場效電晶體 | |
US9147680B2 (en) | Integrated circuits having replacement metal gates with improved threshold voltage performance and methods for fabricating the same | |
TWI426607B (zh) | 積體電路、鰭式場效電晶體及其製造方法 | |
US6359311B1 (en) | Quasi-surrounding gate and a method of fabricating a silicon-on-insulator semiconductor device with the same | |
TWI394232B (zh) | 半導體裝置 | |
US20160043175A1 (en) | Tunnel transistors with abrupt junctions | |
US8969929B2 (en) | Power semiconductor device having gate electrode coupling portions for etchant control | |
JP2007165380A (ja) | 半導体装置及びその製造方法 | |
WO2015096605A1 (zh) | 分裂栅功率半导体场效应晶体管 | |
JP2008218711A (ja) | 半導体装置およびその製造方法、ならびに電源装置 | |
JP2009081397A (ja) | 半導体装置および半導体装置の製造方法 | |
Solankia et al. | A Review paper: A Comprehensive study of Junctionless transistor | |
JP5420225B2 (ja) | 半導体装置およびその製造方法 | |
TWI462291B (zh) | 半導體裝置及其製造方法 | |
KR20090025816A (ko) | 트렌치 트랜지스터 및 그의 형성 방법 | |
US8648393B2 (en) | Transistor and semiconductor device | |
US20080087949A1 (en) | Semiconductor device and method of manufacturing the same | |
US20170077302A1 (en) | Enhanced volume control by recess profile control | |
CN107039520A (zh) | 鳍式场效应晶体管及其形成方法 | |
JPH11284187A (ja) | 半導体装置およびその製造方法 | |
US9661707B2 (en) | Method for manufacturing a semiconductor device using tilted ion implantation processes, semiconductor device and integrated circuit | |
TW201739047A (zh) | 場效電晶體 | |
Sabui et al. | On the feasibility of further improving Figure of Merits (FOM) of low voltage power MOSFETs | |
Zhu et al. | Characteristics of nano-grating n-channel MOSFETs for improved current drivability | |
JPH03792B2 (zh) |