WO2001086716A1 - Semiconductor device mounting circuit board, method of producing the same, and method of producing mounting structure using the same - Google Patents
Semiconductor device mounting circuit board, method of producing the same, and method of producing mounting structure using the same Download PDFInfo
- Publication number
- WO2001086716A1 WO2001086716A1 PCT/JP2001/003922 JP0103922W WO0186716A1 WO 2001086716 A1 WO2001086716 A1 WO 2001086716A1 JP 0103922 W JP0103922 W JP 0103922W WO 0186716 A1 WO0186716 A1 WO 0186716A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit board
- semiconductor device
- resin film
- conductive adhesive
- adhesive layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 166
- 238000000034 method Methods 0.000 title claims description 70
- 229920005989 resin Polymers 0.000 claims abstract description 204
- 239000011347 resin Substances 0.000 claims abstract description 204
- 230000001070 adhesive effect Effects 0.000 claims abstract description 60
- 239000000853 adhesive Substances 0.000 claims abstract description 58
- 239000012790 adhesive layer Substances 0.000 claims description 65
- 239000010410 layer Substances 0.000 claims description 48
- 239000000758 substrate Substances 0.000 claims description 45
- 238000004519 manufacturing process Methods 0.000 claims description 36
- 238000007789 sealing Methods 0.000 claims description 29
- 229920001971 elastomer Polymers 0.000 claims description 26
- 239000000806 elastomer Substances 0.000 claims description 26
- 239000007788 liquid Substances 0.000 claims description 16
- 230000000873 masking effect Effects 0.000 claims description 14
- 238000007639 printing Methods 0.000 claims description 8
- 238000005304 joining Methods 0.000 claims description 3
- 230000001678 irradiating effect Effects 0.000 claims description 2
- 230000001050 lubricating effect Effects 0.000 claims 1
- 238000002360 preparation method Methods 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 abstract 1
- 238000007906 compression Methods 0.000 abstract 1
- 238000006731 degradation reaction Methods 0.000 abstract 1
- 239000010408 film Substances 0.000 description 110
- 239000002245 particle Substances 0.000 description 15
- 239000004593 Epoxy Substances 0.000 description 11
- 239000010931 gold Substances 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000003825 pressing Methods 0.000 description 8
- 229910000679 solder Inorganic materials 0.000 description 8
- 230000008859 change Effects 0.000 description 7
- 239000003822 epoxy resin Substances 0.000 description 7
- 238000010438 heat treatment Methods 0.000 description 7
- 229920000647 polyepoxide Polymers 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 239000011521 glass Substances 0.000 description 6
- 238000001000 micrograph Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229920001187 thermosetting polymer Polymers 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- 238000005187 foaming Methods 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 238000002844 melting Methods 0.000 description 3
- 230000008018 melting Effects 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical group [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- -1 polyethylene terephthalate Polymers 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 238000005476 soldering Methods 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical group [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 230000002542 deteriorative effect Effects 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 239000002923 metal particle Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 239000005011 phenolic resin Substances 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229920000515 polycarbonate Polymers 0.000 description 2
- 239000004417 polycarbonate Substances 0.000 description 2
- 229920000728 polyester Polymers 0.000 description 2
- 229920006324 polyoxymethylene Polymers 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229920002050 silicone resin Polymers 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 229920000178 Acrylic resin Polymers 0.000 description 1
- 239000004925 Acrylic resin Substances 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229920000298 Cellophane Polymers 0.000 description 1
- 229930182556 Polyacetal Natural products 0.000 description 1
- ZLMJMSJWJFRBEC-UHFFFAOYSA-N Potassium Chemical compound [K] ZLMJMSJWJFRBEC-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 239000004809 Teflon Substances 0.000 description 1
- 229920006362 Teflon® Polymers 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 238000010306 acid treatment Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000004067 bulking agent Substances 0.000 description 1
- QHIWVLPBUQWDMQ-UHFFFAOYSA-N butyl prop-2-enoate;methyl 2-methylprop-2-enoate;prop-2-enoic acid Chemical compound OC(=O)C=C.COC(=O)C(C)=C.CCCCOC(=O)C=C QHIWVLPBUQWDMQ-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000011231 conductive filler Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000003085 diluting agent Substances 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- 230000009975 flexible effect Effects 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 239000002241 glass-ceramic Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010954 inorganic particle Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000004898 kneading Methods 0.000 description 1
- 229910052745 lead Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000036581 peripheral resistance Effects 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920000139 polyethylene terephthalate Polymers 0.000 description 1
- 239000005020 polyethylene terephthalate Substances 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 239000004800 polyvinyl chloride Substances 0.000 description 1
- 229920000915 polyvinyl chloride Polymers 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 229910052700 potassium Inorganic materials 0.000 description 1
- 239000011591 potassium Substances 0.000 description 1
- 239000010970 precious metal Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000012744 reinforcing agent Substances 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229920002379 silicone rubber Polymers 0.000 description 1
- 239000004945 silicone rubber Substances 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000010944 silver (metal) Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 229920003051 synthetic elastomer Polymers 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
- 239000005061 synthetic rubber Substances 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 229920002803 thermoplastic polyurethane Polymers 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13199—Material of the matrix
- H01L2224/1329—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13317—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/13318—Zinc [Zn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13344—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13347—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13355—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13357—Cobalt [Co] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/1336—Iron [Fe] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13364—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13363—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/13369—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/13386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13299—Base material
- H01L2224/1339—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/13298—Fillers
- H01L2224/13399—Coating material
- H01L2224/134—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13438—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/811—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/81101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector the bump connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a bump connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
- Y10T156/1056—Perforating lamina
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24942—Structurally defined web or sheet [e.g., overall dimension, etc.] including components having same physical characteristic in differing degree
- Y10T428/24983—Hardness
Definitions
- Circuit board for mounting a semiconductor device Method for manufacturing the same, and method for manufacturing a mounting structure using the same
- the present invention relates to a circuit board for mounting a semiconductor device and a method for manufacturing the same.
- the present invention also relates to a method for mounting a semiconductor device using such a circuit board.
- a flip-chip mounting method As one technique for mounting a semiconductor device on a circuit board, a flip-chip mounting method is known.
- One of the techniques is that a projecting electrode is formed on a surface of a semiconductor chip on the same side as an active element.
- protruding electrodes are formed on these electrodes, and the protruding electrodes are connected to input / output terminal electrodes arranged on a circuit board via a bonding layer.
- the protruding electrode is formed of gold Au or nickel Ni by plating, and a solder-conductive organic adhesive is used for the bonding layer.
- the conductive organic adhesive an anisotropic conductive film, an anisotropic conductive paste, and the like are used in addition to the isotropic adhesive.
- Solder paste ⁇ isotropic conductive adhesive requires almost no load to connect at the time of mounting, but when using an anisotropic conductive film or anisotropic conductive paste, conductive stability or reliability can be improved. In order to ensure performance, a maximum load of about 200 g per pin is required for mounting.
- Figure 16 shows an example of conventional flip-chip mounting using an anisotropic conductive resin film (Literature, Isao Tsukagoshi ⁇ et al .: “Electronics Packaging Technology” March 1997, p. 46-49, Technology Research Committee).
- the anisotropic conductive resin film contains an epoxy resin as a main component of the adhesive and conductive particles such as Ni metal particles and Au-coated resin particles.
- the circuit board and the semiconductor device are heated and a load is applied at the same time, and the conductive resin film is sandwiched between the electrodes and pressed. As a result, the conductive particles in the resin film come into contact with each other, and Each opposing electric Electrical connection to the poles is achieved.
- Japanese Patent Publication No. 8-0 372 06 discloses a method for mounting a semiconductor device, and here, as shown in FIGS. 17A to 17D, a conductive adhesive sheet in a B-stage shape.
- the punch 91 is punched between the die 91 and the dies 92, 92 by the punch 93 (FIG. 17A), and the conductive sheet pieces 94 are aligned with the pad electrodes 2 on the circuit board 1 (see FIG. 17A).
- Fig. 7 B) Adhered there and used as an adhesive layer.
- Ball bumps 73 are formed on the electrode pads 61 of the other semiconductor chip 5 (FIG. 7C). During mounting, the semiconductor chip 5 is heated and the ball bumps 73 of the semiconductor chip 5 are adhered to the conductive sheet pieces 94 on the circuit board 1 to conduct with the electrodes of the circuit board (FIG. 7D).
- Japanese Patent Laid-Open Publication No. 10-1999932 discloses a semiconductor device mounting method, in which conductive and plastically deformable bumps are formed on a large number of pad electrodes on a semiconductor chip. These bumps are leveled and adjusted to a uniform height, and the bumps on the semiconductor chip are pressed and bonded to the corresponding pads on the circuit board. At the time of bonding, adhesive is applied to the leveled and flattened surface of the bump, and the bump and pad are joined.
- semiconductor devices have been increasingly required to have high performance as well as miniaturization, such as portable electronic devices.
- semiconductor devices mounted and wired on a circuit board must increase the number of pins of input / output terminals, further narrow the pitch of adjacent terminals, and arrange electrodes in an area arrangement in the electrode arrangement area. It is important to: This will further require the establishment of technologies to achieve narrow pitch connections.
- the area array arrangement of the electrodes is established by the conventional solder bump method.
- Solder bump technology has the advantage that there is no damage to the integrated circuit chip because the stress acting on the active elements of the integrated circuit chip during mounting is relatively small.
- the diameter of the solder bumps is large, and considering the necessity of miniaturization of processes such as substrates and the reliability as a package, the electrode arrangement is 250 ⁇ m pitch. Before and after was the limit.
- thermocompression bonding technology using anisotropic conductive adhesive is expected to increase productivity in the mounting process more than ever for cost reduction. ing.
- the above-mentioned method of thermocompression bonding of the anisotropic conductive resin film involves pressing the conductive resin film between the protruding electrode of the semiconductor chip and the protruding electrode on the substrate side, thereby making the conductive particles contact each other. Is expressed. Therefore, in order to connect, for example, a considerably large mounting load of 200 g or more per protruding electrode must be applied between the electrodes. This force caused damage such as damage to the semiconductor circuit and breakage of the A1 wiring on the semiconductor substrate.
- this method cures the entire conductive resin in this state while the substrate is pressed with a large force so that the protruding electrodes of the semiconductor chip come into direct contact with the input / output terminal electrodes of the circuit board during mounting.
- the stress generated between the electrodes causes a residual stress on the semiconductor substrate, which degrades the characteristics of the semiconductor circuit.
- the input and output terminal electrodes of the circuit board are deformed by the pressing by the protruding electrodes during mounting, and the via-hole filling connected to the electrodes in the board is torn, resulting in poor connection on the circuit board.
- conductive particles and heat contained in the anisotropic conductive film are filled with silica to control the Pangling coefficient.
- stress was applied to the surface of the semiconductor chip where the semiconductor function part was located.
- the mounting method of the above-mentioned Japanese Patent Publication No. 8-0 372 026 uses a small piece of conductive sheet punched from a conductive adhesive sheet. Adhesion to the layers was a problem with lack of certainty.
- the load is applied only to the area near the electrodes during mounting, so that damage to the semiconductor device is reduced. If the pressing force is increased to ensure adhesion, the protruding electrodes will become the pad electrodes on the circuit board. Since the pressure is applied to the pad electrode, the via hole under the pad electrode may be destroyed.
- the conductive adhesive sheet has a problem that the reliability of the semiconductor package is low because the bonding strength between the semiconductor device and the circuit board is weak.
- An object of the present invention is to provide a circuit board in which a mounting structure in which a semiconductor device is mounted on a circuit board enables connection between electrodes without causing stress on electrodes during mounting and without deteriorating characteristics of the semiconductor device. It is to be.
- the circuit board of the present invention includes a conductive resin adhesive layer for electrode connection adhered on an electrode for an obtained circuit on the surface of the substrate, and a resin film including the conductive adhesive layer and previously covering the substrate surface. It consists of: Correspondingly, protruding electrodes having peaks are formed on the electrodes of the semiconductor device chip.
- the protruding electrodes of the semiconductor device When mounting a semiconductor device on a circuit board, the protruding electrodes of the semiconductor device are pressed against the electrode side of the circuit board, and the sharp peaks of the protruding electrodes form a film on the circuit board. Penetrates and reaches the conductive adhesive layer.
- the conductive adhesive layer receives the protruding electrode, establishes electrical connection and secures it, reduces the stress generated by the protruding electrode on the semiconductor device side, and damages semiconductor circuits and wiring on the semiconductor device. Do not give.
- the peak is received by the conductive adhesive layer and the conductive adhesive is The electrical connection between the electrodes can be ensured by the conductivity with the agent layer.
- the resin film also functions as a protective film for protecting the pad electrodes on the circuit board. Further, in the mounting structure, the resin film has a function of supporting and reinforcing a connection portion including the protruding electrode and the conductive adhesive layer, and joining and integrating the substrate surface and the semiconductor circuit surface. As a result, the electrical and mechanical reliability of the mounting structure can be secured, and thermocompression bonding suitable for high productivity can be achieved.
- the conductive adhesive relieves stress during mounting and prevents defects such as characteristic deterioration of the semiconductor functional portion and disconnection of wiring, which have been problems with the conventional anisotropic conductive film. can do. Moreover, by using a conductive adhesive, the circuit board Mounting load is not required until the electrode is deformed, and low load mounting is possible. In addition, since a conductive adhesive having a flexible property enters the bonding layer, a more reliable mounting structure than before can be provided. Furthermore, it can be applied to a general integrated circuit mounting structure with high production, low cost, and damage-free thermocompression bonding. BRIEF DESCRIPTION OF THE FIGURES
- FIG. 1A is a schematic sectional view of a circuit board according to an embodiment of the present invention.
- FIG. 1B shows a schematic cross-sectional view of the multilayer circuit board of the embodiment of the present invention.
- FIG. 2A shows an arrangement of a circuit board and a semiconductor device in a manufacturing process according to an embodiment of the present invention.
- FIG. 2B shows a mounting structure of the semiconductor device after assembling the circuit board and the semiconductor device shown in FIG. 2A.
- 3A to 3D show a method for manufacturing a circuit board according to an embodiment of the present invention in a schematic sectional view.
- 4A to 4D are schematic sectional views showing the steps of another method for manufacturing a circuit board according to another embodiment of the present invention.
- 5A to 5H are schematic sectional views showing the steps of a method for manufacturing a circuit board according to still another embodiment of the present invention.
- FIG. 6A is a schematic sectional view of a mounting structure according to the embodiment of the present invention.
- FIG. 6B is a schematic sectional view of a resin film for a circuit board used in the mounting structure of FIG. 6A.
- FIG. 6C is a cross-sectional view showing a process of assembling a mounting structure using the resin film shown in FIG. 6B.
- FIG. 7A shows an arrangement of a resin film for a circuit board, a circuit board, and a semiconductor device in a manufacturing process according to the embodiment of the present invention.
- FIG. 7B is a schematic cross-sectional view showing a mounting structure after assembling using the circuit board and the resin film of FIG. 7A.
- FIG. 8A shows an arrangement of a circuit board and a semiconductor device in a manufacturing process according to an embodiment of the present invention.
- FIG. 8B is a schematic sectional view showing a mounting structure after assembling using the circuit board of FIG. 8A.
- FIG. 9A shows an arrangement of a circuit board and a semiconductor device in a manufacturing process according to an embodiment of the present invention.
- FIG. 9B is a schematic cross-sectional view showing the mounting structure after assembling using the circuit board of FIG. 9A.
- FIG. 10 is a schematic sectional view of the mounting structure according to the embodiment of the present invention.
- FIG. 11 is a schematic sectional view of the mounting structure used in the embodiment of the present invention.
- FIG. 12A is a graph showing the relationship between the mounting load and the connection resistance in the example of the present invention.
- FIG. 12B is a graph showing a change in connection resistance with temperature in the example.
- FIG. 12C is a graph showing the relationship between the heating / cooling cycle and the stability of the connection resistance in the example of the present invention.
- Figures 13A to 13E are metal micrographs showing the metal cross section of the connection between the bump electrode and the conductive adhesive layer in the example in which the glass epoxy board was used as the circuit board and the connection was performed with the mounting load as a parameter. It is.
- FIG. 13F shows a micrograph of a metal cross section of a connection portion between the bump electrode and the conductive adhesive layer in the example using the glass ceramic substrate.
- FIG. 14A shows the relationship between the total peripheral resistance of the connection portion and the repeated heating cycle in the solder heat resistance test in the example of the present invention.
- FIG. 14B shows the temperature dependence of the total resistance in the test of the connection portion in the example of the present invention.
- FIG. 14C shows the relationship between the number of repetitions of heating / cooling and the connection resistance in the temperature cycle test of the connection portion in the example of the present invention.
- FIG. 15 is a metal micrograph of a metal cross section at a joint portion in a mounting structure in which the conductive adhesive of the present invention and a resin film are used together.
- FIG. 16A shows an arrangement of a circuit board and a semiconductor device when mounting using a conventional anisotropic conductive film.
- FIG. 16B is a schematic cross-sectional view showing the mounting structure after assembly as shown in FIG. 16A.
- FIGS. 17A to 17D are schematic sectional views showing a mounting method of a semiconductor device of the prior art.
- a circuit board of the present invention is a circuit board for mounting a semiconductor device, comprising: an input / output terminal electrode formed on a surface of the board; a conductive adhesive layer adhered on the terminal electrode; A resin film formed on the surface of the substrate so as to cover the terminal electrode and the conductive adhesive layer.
- a conductive adhesive is applied by printing on an input / output terminal electrode formed on the substrate surface to form a conductive adhesive layer. After curing, the resin film is covered on the substrate surface so as to cover the conductive adhesive layer and the terminal electrodes.
- the circuit board of the present invention is used for mounting a semiconductor device on a circuit board to form a semiconductor device mounting structure.
- the protruding electrodes of the semiconductor device are electrically connected to the input / output terminal electrodes of the circuit board via a conductive adhesive, and the semiconductor device is bonded by a resin film formed in advance on the circuit board. Fixed.
- a projection electrode having a peak is formed on an input / output electrode of the semiconductor device in advance, and an input / output electrode is provided on the other circuit board surface.
- a conductive resin layer coated on the terminal electrode and a layer resin film covering the surface of the substrate including the conductive adhesive is provided on the other circuit board surface.
- the mounting structure is such that the above-mentioned protruding electrodes of the semiconductor device are pressed against the molten resin film on the heated circuit board, inserted into the conductive adhesive layer and fixed, and electrically connected to the corresponding terminal electrodes of the circuit board.
- the semiconductor device is assembled and manufactured by bonding the semiconductor device to the circuit board by hardening the resin film.
- the conductive adhesive layer uses a composite containing conductive particles dispersed at a high density in a resin component, and is heated and softened during mounting to become soft and soft. . Since the protruding electrode of the semiconductor device has a sharp point, when it fits with the terminal electrode on the circuit board, it only has to reach the softened conductive adhesive layer, and the pressing force is large enough to deform the electrode on the circuit board. No pressure required. Thus, both the circuit board and the semiconductor device can be joined with a low mounting load. And conductive on the circuit board The conductive adhesive does not generate residual stress in the semiconductor device because it receives the protruding electrode and relieves the stress generated at that time by its own deformation. This effectively prevents deterioration of the characteristics of the semiconductor device and disconnection of the wiring.
- the circuit board is provided with a conductive adhesive layer on the electrodes on the substrate surface and a resin film (finolene) including the conductive adhesive layer and covering the entire surface of the substrate from the beginning.
- a resin film fused polyethylene (PE)
- the conductive adhesive layer on the electrodes on the substrate surface
- a resin film fused polyethylene
- a mixture obtained by kneading a resin component and conductive particles as a conductive filler is prepared into a paste. In use, it is applied as a thin film on the upper surface of the input / output terminal electrodes (pad electrodes) on the circuit board to form a conductive adhesive layer.
- the resin adhesive component in the conductive adhesive is selected from a thermoplastic or thermosetting resin.
- the resin has stability, electrical insulation, particularly high frequency characteristics, strength, and particularly high heat resistance.
- An epoxy resin is used. It is preferable that the resin component is solid at room temperature, and that it is appropriately soft or melted by heating at an appropriate temperature during mounting.
- the conductive particles include metals such as precious metals such as Cu, Ag, Au, iron group Fe, Ni, Co, platinum group Pt, Pd, and others such as Zn, and carbon C.
- the formed particles can be used.
- resin particles having a metal film formed on the surface for example, Au-coated resin particles can also be used.
- the resin film is selected from thermosetting resins, and is a resin that can be softened or melted by appropriately heating the entire board during mounting.
- resins include thermosetting epoxy resins, silicone resins, urethane resins, polyvinyl chloride resins, phenolic resins, acrylic resins, polyesters, polycarbonates, and polyacetals. Particularly, epoxy resins are used. preferable.
- the resin film is further for viscosity adjustment, may comprise suitable powder-like filler as bulking or reinforcing agents, the FILLER scratch, for example, silica S I_ ⁇ 2, alumina A 1 2 0 3, silicon nitride S i 3 N 4, carbide Kei containing S i C, inorganic particles such as aluminum nitride a 1 N available.
- the resin film has insulating properties.
- Such conductive adhesive layer has a thickness 1 0 beta m or less on the electrode, in particular, 0. Preferably the 1 ⁇ 3 ⁇ ⁇ thickness of approximately.
- the resin film may include conductive particles as a filter, and the conductive particles may be used, for example, as an anisotropic conductive resin film including appropriate metal particles.
- the resin film only needs to be insulative in a state where no load or pressure is applied to the resin film even when sandwiched between the electrodes during mounting. Since there is another layer of conductive adhesive on the electrodes, electrical connection between the electrodes is possible.
- FIGS. 1A and 1B schematically show the circuit board 1 in cross section.
- input / output terminal electrodes 2 are formed on the surface of the circuit board 1.
- the terminal electrodes 2 It is flat and has a conductive adhesive layer 3 formed on its upper surface.
- a resin film 4 is formed on the entire surface of the circuit board 1 over the entire surface, and the resin film 4 covers the conductive adhesive layer 3 and the input / output terminal electrodes 2.
- FIG. 1A shows an example of a single-layer resin substrate
- FIG. 1B shows an example applied to a multilayer resin substrate.
- FIG. 1A shows an example of a single-layer resin substrate
- FIG. 1B shows an example applied to a multilayer resin substrate.
- the substrate 1 of this example has three resin insulation layers 11 a, lib, 11 c and an interlayer electrode 13 of a predetermined pattern disposed between the layers, and upper and lower interlayer electrodes 13. Are connected by conductors penetrating the insulating layers 11 a, lib, and 11 c, that is, via conductors 14. Via conductors 14 on the upper surface are connected to pad electrodes 2 on the front surface, and wiring electrodes 12 are arranged on the lower surface of the lowermost resin insulating layer 11 c.
- FIG. 2A shows a process of mounting the semiconductor device 5 on the circuit board 1
- FIG. 2B shows a mounting structure in which the semiconductor device 5 has been joined to the circuit board 1.
- a semiconductor device 5 includes, on a semiconductor substrate 50, a semiconductor function section (not shown), for example, an integrated circuit section, and a large number of semiconductor devices connected to the semiconductor function section.
- An input / output terminal electrode 6 (pad electrode) is formed, and a sharp protruding electrode 7 (bump electrode) is formed on the terminal electrode.
- the circuit board 1 for receiving the semiconductor device 5 is, as described above,
- a conductive resin adhesive layer 3 on input / output terminal electrodes 2 on the surface of the circuit board 1 and a resin film 4 covering the entire surface of the circuit board 1 are provided in advance on the surface of the circuit board 1 with a positional relationship corresponding to the protruding electrodes 7 of 5. ing.
- the semiconductor device is adsorbed on the head equipped with the heater of the mounting machine.
- the semiconductor device is pressed against the circuit board such that the protruding electrode 7 penetrates the conductive adhesive layer 3 on the corresponding substrate, and then cooled, whereby the semiconductor device is cooled.
- the electrode 7 is adhered to the conductive adhesive layer 3 and is adhered and fixed on the semiconductor substrate 50 of the semiconductor device by the resin film 4 on the circuit board 1.
- the circuit board is also preferably heated to soften the conductive adhesive 3 and the resin film.
- FIG. 2B shows a mounting structure in which the semiconductor device 5 is mounted on the circuit board 1.
- the conductive adhesive layer 3 of the circuit board receives the bump electrode 7 of the semiconductor device 5, and the bonding action thereof is performed.
- the protruding electrode 7 is bonded and fixed.
- the resin film 4 covering the substrate surface fills the gap between the circuit board 1 and the semiconductor device 5, and adheres the circuit board 1 and the semiconductor device 5, thereby stably fixing them.
- such a circuit board 1 is formed by forming an adhesive layer on the board surface and coating a resin film 4 on the adhesive layer, and is formed as follows.
- the circuit board has a conductive adhesive layer 3 formed on the surface of the substrate in advance so as to accurately correspond to the input / output terminal electrodes 2 (pad electrodes) and the input / output terminal electrodes 6 of the semiconductor device 5.
- Figs. 3A to 3B show an example of using screen printing as a printing method for forming an adhesive layer.
- This printing method includes adjusting the conductive adhesive to a paste 30 from a liquid resin component and conductor particles (for example, silver particles) with a required viscosity adjuster or the like.
- a screen mask 8 is positioned on the circuit board 1 so as to be aligned with the terminal electrode 2 and a portion other than the terminal electrode 2 is masked.
- the paste 30 is spread on the screen mask 8 and applied only on the terminal electrode 2 to a required thickness, thereby forming the conductive adhesive layer 3 on the terminal electrode 2 as shown in FIG. 3B. Is formed, and then the conductive adhesive layer 3 is cured.
- a solvent-type adhesive is used as the conductive adhesive, it can be cured by evaporating the solvent.
- thermosetting resin film 40 having an appropriate adhesive property formed in advance for the resin film can be used.
- the resin film 40 is heated and softened, and at least the conductive adhesive and the terminal electrode 2 are covered and adhered on the substrate surface.
- the resin film 40 is heated to such an extent that the surface of the resin film 40 has tackiness.
- FIG. 3D a circuit board 1 in which the conductive adhesive and the resin film 4 are stacked can be obtained.
- the protruding electrode 7 of the semiconductor device a structure having a protruding portion 70 at the tip and penetrating the resin film 4 and the conductive adhesive layer 3 is used.
- a protruding electrode formed using a conductive wire bonding method or a protruding electrode 7 formed using an electrolytic plating method or an electroless plating method can be used.
- bumps formed by tearing molten metal using wire bonding method can be used for the protruding electrodes 7, and during mounting, the force of inserting the peaks of the protruding electrodes into the resin film 4 increases, and the protruding electrodes 7
- a stable interelectrode connection can be obtained by pressing with a lower load.
- protruding electrodes for example, low melting point metals or alloys including Au, Sn, Ag, Pb, Bi, Zn, Sb, Pd, C, Pt, etc. are used. You. It is preferable that the tip of the protruding electrode be rectangular, circular, or oval with the dimension of the tip being approximately one side or a diameter of 20 / m or less. In particular, the size of the peak should be less than 10 / m.
- Another method for manufacturing a circuit board includes forming a conductive adhesive layer 3 on a separate resin film 40 as described above in advance to prepare a resin film 4. This can include covering the circuit board so that the conductive adhesive layer faces the input / output terminal electrodes of the circuit board 1 and bonding the resin film.
- the conductive adhesive paste 30 is formed on the thermoplastic resin film by a printing method, and the conductive adhesive paste 30 is formed on the terminal electrode 2 of the circuit board 1.
- the application method can be used with the pattern corresponding to the arrangement.
- a conductive adhesive paste 30 is printed on a separate resin film 40 by using a printing screen mask 8 with a squeegee 82 to form a coating film with a predetermined thickness.
- the applied conductive adhesive is cured.
- the resin film 40 as shown in FIG. A turned conductive adhesive layer 3 is formed.
- the resin film 40 having the conductive adhesive on its surface is positioned such that the conductive adhesive layer 3 accurately faces the input / output terminal electrodes 2 of the circuit board, and Is adhered on the circuit board 1 so as to cover the circuit board.
- the resin film 40 is heated to such an extent that its surface has tackiness.
- FIG. 4D a circuit board in which the conductive adhesive layer 3 and the resin film 4 are integrated can be obtained.
- another method for preparing the resin film 4 is as follows.
- the method includes bonding a masking sheet 81 on the masking sheet 0, and forming a mask 8 by forming through holes 85 through the bonded masking sheet 81 in a predetermined pattern.
- the through hole 85 is opened in the masking sheet 81 above the position on the resin film 40 corresponding to the terminal electrode 2 on the circuit board 1, and the through hole 85 opens the surface of the board.
- the bottom surface is stopped, and the conductive adhesive paste 30 is filled in the through holes.
- only the masking sheet 81 is removed. By removing the masking sheet 81, the paste 30 filled in the through holes 85 remains on the circuit board as the conductive adhesive layer 3 in a desired pattern.
- the masking sheet 81 is preferably composed of two layers, a separate resin sheet 84 adhered on the resin film 40 and a release sheet 83 adhered thereon.
- the through hole is formed so as to penetrate through the resin sheet 84 and the release sheet 83.
- the use of two layers has the advantage that the formability of the conductive adhesive is improved. The reason for this is that when filling, the conductive adhesive paste 30 remains on the release sheet 83 other than the through-holes, and when the resin is cured while protruding from the through-holes, the resin sheet 84 is removed.
- the conductive adhesive inside the through-hole may also be peeled off and removed, but if only the filled paste 83 can be peeled off immediately in a soft state, the conductive adhesive will be applied only to the through-hole.
- the resin sheet 84 can be reliably supplied and the hardened resin sheet 84 may be peeled off later.
- the method of manufacturing the circuit board 1 shown in FIGS. 5A to 5H is as follows. First, as shown in FIG. 5A, as a masking sheet 81 on a resin film 40, a separate resin sheet 8 is formed. The release sheet 83 is adhered on top of the layer 4. The resin film 40 serves as the resin film 4, and the resin sheet 84 and the release sheet 83 are removed later. Therefore, a resin film that can be easily separated from the resin film 40 is used.
- the release sheet 83 is made of a non-adhesive surface having a non-adhesive property such as Teflon, cellophane, polyethylene terephthalate, or silicone.
- the resin sheet 84 is made of, for example, acid or aluminum. A resin having a fast melting angle to potassium, for example, polyacetal, polycarbonate, epoxy resin, phenol resin, or polyester can be used.
- the through holes 85 of the resin sheet 84 and the release sheet 83 laminated on the circuit board 1 are located at positions corresponding to the terminal electrodes 2 disposed on the circuit board 1 as shown in FIG. 5B.
- the through hole 85 is formed by scanning a laser beam on the resin sheet 84 and the release sheet 83, irradiating the position corresponding to the terminal electrode 2 and melting by heating. .
- the through-hole may be formed by ultraviolet irradiation instead of the laser irradiation.
- a resin which is sensitive to ultraviolet light is used.
- an ultraviolet-curable epoxy or acryl resin can be preferably used.
- masking is performed on the uncured release sheet 83 to light-block the portion to be opened, and then irradiated with ultraviolet light.
- the resin is opened just below the blocking mask to be opened while other portions are cured. Since it remains uncured, a through hole is formed by removing the uncured portion.
- a paste 30 of a conductive adhesive is spread on the release sheet 83 by a squeegee 82 to fill the through holes.
- the embedded conductive adhesive paste 30 is cured.
- the solvent can be vaporized and cured.
- the release sheet 83 is peeled off, and as shown in FIG. 5F, the acid-soluble resin of the resin sheet is removed by an acid treatment such as hydrochloric acid or sulfuric acid. I do.
- the resin film 40 having the patterned conductive adhesive layer 3 is adhered to the circuit board.
- a method in which the resin film 40 is heated to a temperature at which the resin film is softened and the surface thereof becomes sticky can be adopted.
- the circuit board 1 in which the conductive adhesive is integrated with the resin film 4 can be obtained.
- a mounting structure using a circuit board according to the present invention is configured to electrically and mechanically connect a protruding electrode of a semiconductor device to an input / output terminal electrode 2 of a circuit board 1 via a conductive adhesive, and , Resin formed in advance on the circuit board 1)! Between the resin film 4 and the above-mentioned resin film 4, an elastomer layer softer and more elastic than the resin film 4 or the sealing resin is interposed.
- the semiconductor device 5 has the protruding electrodes 7, the circuit board has the input / output terminal electrodes 2 on the surface of the substrate, and a separate resin film 4.
- a conductive adhesive layer 3 corresponding to the terminal electrode 2 of the circuit board 1 and an elastomer layer corresponding to the semiconductor device 5 are provided on the other surface in advance.
- the circuit board 1 includes a substrate body on which the terminal electrodes 2 are arranged as described above, a conductive adhesive layer 3 on the terminal electrodes 2 and a resin film 4 covering the same, An elastomer layer is placed on top.
- an elastomer layer is interposed between the semiconductor functional portion of the semiconductor device 5 and the resin film 4 on the circuit board, and the above-described mounting structure can be configured.
- the one layer of the elastomer As the one layer of the elastomer, a layer of a synthetic resin (including an elastic synthetic rubber) softer than the resin film 4 and having a low elastic modulus is used. Thereby, at least the semiconductor functional unit of the semiconductor device 5 is protected by the single layer of the elastomer. Since the elastomer acting to absorb the stress acting through the hard resin film 4 or the external impact force is reduced, it is possible to prevent the semiconductor functional portion, for example, the integrated circuit portion on the semiconductor substrate 50 from being damaged or degraded. it can.
- a synthetic resin including an elastic synthetic rubber
- a silicone resin-based elastomer layer is preferably used for the epoxy-based resin film 4.
- FIG. 6A shows an example of a mounting structure provided with an elastomer layer 9.
- the protruding electrodes 7 formed on the input / output terminal electrodes 6 (pad electrodes) of the semiconductor device 5 are electrically conductively bonded. Is connected and fixed on the terminal electrodes 2 of the circuit board 1 via an agent, and the periphery of the connection between the electrodes 2 and 7 is reinforced by the resin film 4 on the surface of the semiconductor device 5 where the semiconductor function section 51 is formed.
- a silicone rubber-based elastomer layer 9 is provided between an epoxy-based resin film and a hard resin film. Thereby, damage to the elements of the semiconductor device 5 can be further reduced.
- the conductive adhesive can relieve stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring.
- FIG. 6B shows the resin film 40 used for the circuit board 1 used for the above mounting structure.
- a resin film 40 having a conductive adhesive layer 3 in a predetermined pattern on one surface of a resin film 40 and an elastomer layer 9 fixed on the other surface is shown.
- the elastomer layer 9 is arranged so as to face the semiconductor function portion 51 of the semiconductor device 5 when incorporated in the mounting structure.
- FIGS. 6A and 6B show the process of assembling the mounting structure and the resulting mounting structure using the resin film 40 having the above-mentioned elastomer layer 9 attached thereto.
- the conductive adhesive layer 3 on one surface is made to correspond to the terminal electrode 2 of the circuit board 1, and the other surface of the resin film 40 having the elastomer layer 9 has the elastomer layer 9 on the semiconductor functional section 51.
- the semiconductor devices 5 are arranged correspondingly so as to be arranged. Then, in a state where the resin film 40 is heated and softened, the semiconductor device 5 is pressed against the circuit board 1, and the protruding electrodes 7 on the terminal electrodes 6 (pads) penetrate the resin film 40.
- the conductive adhesive layer 3 is reached and connected. Further, the resin film 40 presses the elastomer layer 9 against the semiconductor device 5 to fill a gap between the circuit board and the semiconductor device 5 and adhere them together, thereby integrating the semiconductor device 5 and the circuit board 1.
- FIGS. 7A and 7B show another example of assembly using the elastomer layer 9.
- the elastomer layer is previously attached or bonded onto the semiconductor device 5, and
- FIG. 7B similarly to the method shown in FIG. 6C, the semiconductor device 5 is pressed against the circuit board 1 so that the protruding electrodes 7 of the semiconductor device 5 penetrate the resin film 40 and are electrically conductively bonded.
- the semiconductor layer 5 and the circuit board 1 are integrated with each other by reaching the agent layer 3 and further pressing the elastomer layer 9 against the semiconductor device 5.
- a liquid sealing resin may be filled in the gap between the circuit board and the semiconductor device together with the resin film.
- a sealing resin liquid may be used instead of the above resin film, or a sealing resin liquid applied thereon together with the above resin liquid may be used.
- the sealing resin porous by using a liquid sealing resin.
- the presence of air bubbles in the sealing resin can provide an advantageous structure without significantly lowering the high-frequency characteristics of the semiconductor device because air has a significantly lower dielectric constant than the resin.
- a resin containing a foaming component that generates bubbles when the resin component reacts and cures can be used. Air bubbles generated in the liquid resin remain as pores after curing, and the sealing resin becomes porous.
- the content of bubbles can be changed, for example, by controlling the amount of a reactive diluent or the like.
- FIG. 8A shows a liquid sealing resin is further applied or dropped on the resin film 4 on the circuit board, and when the semiconductor device is pressed on the circuit board, The protruding electrode 7 penetrates through the resin film 4, reaches and connects to the conductive adhesive layer 3 on the terminal electrode 2, contacts the liquid sealing resin existing on the resin film 4, The sealing resin fills the gap between the circuit board 1 and the semiconductor device 5, and after curing, the two are bonded and integrated.
- FIG. 8B shows a mounting structure assembled in this manner.
- the mounting structure shown in FIG. 8B shows an example in which foaming resin is used as the liquid sealing resin and bubbles 44 coexist in the sealing resin.
- 9A and 9B show an example in which the terminal electrode 2 on the circuit board is covered only with the liquid sealing resin without using a resin film.
- the protruding electrode 7 on the terminal electrode (pad) 5 is connected to the conductive adhesive on the terminal electrode 2 of the circuit board 1, and the sealing resin fills the gap between the semiconductor device 5 and the circuit board 1. And sealed.
- FIG. 10 shows an example in which bubbles 44 are left in a sealing resin filling a gap between the semiconductor device 5 and the circuit board 1 to make the sealing resin porous.
- the mounting structure having such bubbles 44 prevents the high-frequency characteristics of the semiconductor device 5 from deteriorating.
- Liquid sealing resin contains a foaming component and foams when cured. Example.
- Fig. 11 shows a schematic cross-sectional view of the mounting structure of the semiconductor device 5 used in the test described below.
- the bump electrodes of the semiconductor device 5 are mounted on the input / output terminal electrodes of the circuit board via the bonding layer.
- the structure is reinforced with a sealing resin.
- Example 1 Au bumps formed by a wire bonding method as projecting electrodes were mounted on terminal electrodes of a circuit board via a conductive adhesive as a bonding layer, Sealed with epoxy-based sealing resin.
- Ni—Au electroless plating bumps were used as the protruding electrodes, the bonding layer was a solder alloy, and an ultraviolet-curing epoxy resin was used as the sealing resin.
- the bonding layer was a solder alloy, and an ultraviolet-curing epoxy resin was used as the sealing resin.
- a mounting structure of an N-channel MOS transistor was made, and deterioration of the transistor was examined by a change in threshold voltage.
- test results show that the N-channel MOS transistor of this example had a mounting load of 1 g per bump and a change in threshold direct voltage of 0.7% or less.
- the threshold voltage of an N-channel MOS transistor fluctuated by about 10% from the initial value after mounting when the mounting load was 1 Og per bump.
- the mounting structure of the SRAM according to the embodiment of the present invention was made. However, even when the mounting load was 1 g per bump and 20 g per bump, there was no bit error (0/2 28 ), Connection was good even after mounting.
- the bonding layer since the bonding layer has no element capable of relaxing the hardening shrinkage stress acting when the sealing resin is cured, the stress is directly applied to the semiconductor device and the threshold is applied. It is considered that the value voltage fluctuated.
- the conductive adhesive as the bonding layer is soft, the curing shrinkage stress of the sealing resin is alleviated, so that no stress acts on the semiconductor substrate of the semiconductor device, and a good result is obtained. Was done. According to the result of stress analysis, almost no stress is generated in the mounting structure using the conductive adhesive layer 3. Therefore, it is understood that conductive resin adhesive is an effective element for stress relaxation.
- the bump electrodes of the semiconductor device are Au bumps formed by using a wire bonding method
- the circuit board includes a ceramic substrate and a glass epoxy substrate (glass fiber reinforced epoxy substrate, the same applies hereinafter) (FR4). Two types were used, and a 70 / m-thick anisotropic conductive film containing a 5 / m-diameter Ni filler was used.
- the mounting test was performed by changing the mounting load between the bump electrode of the semiconductor device and the circuit board within the range of 10 to 80 g per bump electrode.
- Figure 12A shows the relationship between the initial connection resistance per bump after mounting and the bump load. Is shown.
- the connection resistance includes the electric resistance between the terminal electrode of the semiconductor device, the Au bump, and the anisotropic conductive film.
- An initial connection could not be obtained for a ceramic substrate without a mounting load of 80 g per bump. It can be seen that even with the above glass epoxy substrate, the resistance is not stable unless an initial load of 40 gZ per bump is applied.
- Fig. 12B shows the change in resistance value with respect to the temperature of each sample.The temperature change of the resistance was stable at 40 g or more per bump mounted on the glass epoxy board (FR4). Understand. However, the test results of the thermal shock test (liquid phase—thermal cycle test at 55 to 125 ° C) shown in Fig. 12C show that it is unstable at 40 g per mounting load bump and 80 g per bump. And stable.
- Figures 13A to 13E show the vicinity of the electrodes on the cut surface of the mounting structure when the circuit board is bonded using a glass epoxy board (FR4) with a mounting load per bump of 5 g to 40 g. Is a series of micrographs obtained by microscopic observation of. In these photographs, the pad electrodes fixed to the circuit board are shown below, and the bump electrodes from the semiconductor chip are shown above. From these photographs, it can be seen that the deformation of the bump electrode is caused by a load of about 15 g per mounted bump.
- FR4 glass epoxy board
- Figure 13F is a micrograph of a cross section using a ceramic substrate.This substrate has rigidity, and no deformation of the input / output terminal electrodes has occurred by 80 g per mounting load bump. Is unstable and the temperature characteristics shown in Fig. 12B cause poor connection. Example 2.
- a mounting test was performed using the circuit board of the present invention. Using a glass epoxy board (FR4) as the circuit board, the mounting structure shown in Figs. 2A and 2B was tested. An epoxy resin film with a thickness of 50 ⁇ m was applied to the surface of the circuit board, including the I / O terminal electrodes.
- FR4 glass epoxy board
- Au bumps having a tip of 20 / m opening were formed on the protruding electrodes of the semiconductor device by a wire bonding method.
- the protruding electrodes are pressed onto the input / output terminal electrodes of the circuit board to which the resin film is bonded in advance and connected to the chip, and the gap between the resin film and the chip is sealed.
- the structure is reinforced by: The test is performed on the circuit board. The test was performed by changing the load of pressing the bump of the semiconductor device against the pole.
- the obtained mounting structure was tested for the initial connectivity and the connectivity after the rift for each mounting load per bump, and the solder heat resistance test was repeated five times at 270.
- Table 1 shows the results. The sample of this mounting structure is stable in all the connection parts between the protruding electrode and the pad electrode by pressing with a load per bump of 20 g or more during mounting. As a result, good electrical and mechanical connectivity was obtained.
- Figure 14A shows the change in resistance of the joint during each step of the soldering heat test.
- a sample with a mounting load of 20 g or more per bump was heated for 5 cycles at 270 ° C in the soldering heat test. There is no change in resistance at the junction even after repetition.
- connection characteristics are stable in the temperature characteristics of the junction resistance, and good results are obtained.
- Figure 14C shows the heating (+ 125 ° C), cooling ( ⁇ 40 ° C) and repetition tests of eight samples of the mounting structure obtained (joined with a mounting load of 20 g per bump). Temperature cycle test), but after 100 cycles, the connection resistance at the entire circumference of the junction was almost unchanged, and there was no substantial difference between the eight samples. .
- Fig. 15 shows a photograph showing a cross section of the joint between the bump and the pad electrode of the mounting structure with a mounting load of 20 g per bump in the example, but the input / output terminal electrodes of the board are deformed. This indicates that low stress mounting is possible. From the above test results, it can be seen that a stable connection with a lower load can be obtained than in the mounting using the conventional anisotropic conductive film.
- the circuit board and the method for manufacturing the same according to the present invention can be used for manufacturing and using a board provided to the electric industry, and in particular, to the semiconductor manufacturing industry. It can be widely used in the industry, especially in the semiconductor manufacturing industry, for the manufacture and use of semiconductor packaging structures.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01930048A EP1223612A4 (en) | 2000-05-12 | 2001-05-11 | PCB FOR SEMICONDUCTOR COMPONENTS, THEIR MANUFACTURING METHOD AND MANUFACTURING OF THE FITTING PLANT FOR THE PCB |
US10/030,739 US6909180B2 (en) | 2000-05-12 | 2001-05-11 | Semiconductor device, mounting circuit board, method of producing the same, and method of producing mounting structure using the same |
US11/039,778 US20050163982A1 (en) | 2000-05-12 | 2005-01-24 | Circuit substrate for packaging semiconductor device, method for producing the same, and method for producing semiconductor device package structure using the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-140072 | 2000-05-12 | ||
JP2000140072 | 2000-05-12 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/039,778 Division US20050163982A1 (en) | 2000-05-12 | 2005-01-24 | Circuit substrate for packaging semiconductor device, method for producing the same, and method for producing semiconductor device package structure using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001086716A1 true WO2001086716A1 (en) | 2001-11-15 |
Family
ID=18647423
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2001/003922 WO2001086716A1 (en) | 2000-05-12 | 2001-05-11 | Semiconductor device mounting circuit board, method of producing the same, and method of producing mounting structure using the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US6909180B2 (ja) |
EP (1) | EP1223612A4 (ja) |
WO (1) | WO2001086716A1 (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006519501A (ja) * | 2003-02-27 | 2006-08-24 | フリースケール セミコンダクター インコーポレイテッド | 印刷配線板上に予め塗布済みのアンダーフィル層を有するエリアアレイデバイスアセンブリ |
WO2006109627A1 (ja) * | 2005-04-06 | 2006-10-19 | Toagosei Co., Ltd. | 導電性ペースト及び回路基板並びに回路物品及びその製造方法 |
JP2008060270A (ja) * | 2006-08-30 | 2008-03-13 | Fujitsu Ltd | 電子装置及びその製造方法 |
JP2009117496A (ja) * | 2007-11-05 | 2009-05-28 | Panasonic Corp | 実装構造体およびその製造方法 |
JP2012109416A (ja) * | 2010-11-17 | 2012-06-07 | Toppan Printing Co Ltd | 太陽電池用バックシートとその製造方法 |
JP2016525792A (ja) * | 2013-07-09 | 2016-08-25 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | 印刷電子装置作製技術に基づいて印刷回路基板アセンブリを製造する方法及び印刷回路基板アセンブリ |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10388626B2 (en) * | 2000-03-10 | 2019-08-20 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming flipchip interconnect structure |
US20030183332A1 (en) * | 2002-03-26 | 2003-10-02 | Simila Charles E. | Screen printed thermal expansion standoff |
US7645262B2 (en) * | 2002-04-11 | 2010-01-12 | Second Sight Medical Products, Inc. | Biocompatible bonding method and electronics package suitable for implantation |
CA2405368C (en) * | 2002-09-26 | 2011-06-21 | Crosslink Technology Inc. | Method of adhering a material to another material and product produced by the method |
KR101057608B1 (ko) * | 2003-02-05 | 2011-08-18 | 고조 후지모토 | 단자간 접속 방법 및 반도체 장치의 실장 방법 |
US7281931B2 (en) * | 2003-07-28 | 2007-10-16 | Japan Electronics Industry Ltd. | Electrical connector for connecting electrical units, electrical device, and production method for producing electrical device |
JP4494745B2 (ja) | 2003-09-25 | 2010-06-30 | 浜松ホトニクス株式会社 | 半導体装置 |
JP4494746B2 (ja) | 2003-09-25 | 2010-06-30 | 浜松ホトニクス株式会社 | 半導体装置 |
JP4351012B2 (ja) | 2003-09-25 | 2009-10-28 | 浜松ホトニクス株式会社 | 半導体装置 |
DE102005003298A1 (de) * | 2005-01-24 | 2006-07-27 | Infineon Technologies Ag | Elektronisches Bauelement für Hochfrequenz-Anwendungen und Verfahren zum Herstellen eines elektronischen Bauelements für Hochfrequenz-Anwendungen |
US8154131B2 (en) * | 2005-06-14 | 2012-04-10 | Cufer Asset Ltd. L.L.C. | Profiled contact |
US7687400B2 (en) * | 2005-06-14 | 2010-03-30 | John Trezza | Side stacking apparatus and method |
US20060278996A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Active packaging |
US7838997B2 (en) * | 2005-06-14 | 2010-11-23 | John Trezza | Remote chip attachment |
US7521806B2 (en) * | 2005-06-14 | 2009-04-21 | John Trezza | Chip spanning connection |
US7534722B2 (en) * | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US7215032B2 (en) * | 2005-06-14 | 2007-05-08 | Cubic Wafer, Inc. | Triaxial through-chip connection |
US7781886B2 (en) * | 2005-06-14 | 2010-08-24 | John Trezza | Electronic chip contact structure |
US7786592B2 (en) | 2005-06-14 | 2010-08-31 | John Trezza | Chip capacitive coupling |
US20060281303A1 (en) * | 2005-06-14 | 2006-12-14 | John Trezza | Tack & fuse chip bonding |
US7560813B2 (en) | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7851348B2 (en) * | 2005-06-14 | 2010-12-14 | Abhay Misra | Routingless chip architecture |
DE102005031181A1 (de) * | 2005-07-01 | 2007-01-04 | Endress + Hauser Gmbh + Co. Kg | Leiterplatte mit einer Oberfläche mit mehreren Kontaktflächen, Verfahren zur Beschichtung von Kontaktflächen einer Leiterplatte |
US7749806B2 (en) * | 2005-09-22 | 2010-07-06 | Chipmos Technologies Inc. | Fabricating process of a chip package structure |
JP4654865B2 (ja) * | 2005-09-30 | 2011-03-23 | パナソニック株式会社 | 電子部品実装方法 |
JP4455488B2 (ja) * | 2005-12-19 | 2010-04-21 | 三菱電機株式会社 | 半導体装置 |
JP5002587B2 (ja) * | 2006-03-28 | 2012-08-15 | パナソニック株式会社 | バンプ形成方法およびバンプ形成装置 |
WO2007125841A1 (en) * | 2006-04-27 | 2007-11-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, method for manufacturing semiconductor device, and electronic appliance having the semiconductor device |
US7687397B2 (en) * | 2006-06-06 | 2010-03-30 | John Trezza | Front-end processed wafer having through-chip connections |
US20070281460A1 (en) * | 2006-06-06 | 2007-12-06 | Cubic Wafer, Inc. | Front-end processed wafer having through-chip connections |
US7670874B2 (en) | 2007-02-16 | 2010-03-02 | John Trezza | Plated pillar package formation |
WO2011010450A1 (ja) * | 2009-07-24 | 2011-01-27 | パナソニック株式会社 | 半導体部品、半導体ウェハ部品、半導体部品の製造方法、及び、接合構造体の製造方法 |
JP5115578B2 (ja) * | 2010-03-26 | 2013-01-09 | Tdk株式会社 | 多層配線板及び多層配線板の製造方法 |
JP5612894B2 (ja) * | 2010-04-12 | 2014-10-22 | オリンパス株式会社 | 撮像装置 |
US8816807B2 (en) * | 2010-05-21 | 2014-08-26 | Purdue Research Foundation | Controlled self assembly of anisotropic conductive adhesives based on ferromagnetic particles |
WO2012149686A1 (en) * | 2011-05-05 | 2012-11-08 | Sandisk Semiconductor (Shanghai) Co., Ltd. | Epoxy coating on substrate for die attach |
CN107481947A (zh) * | 2011-05-05 | 2017-12-15 | 晟碟半导体(上海)有限公司 | 用于裸芯安装的基底上的环氧涂层 |
CN103988277B (zh) * | 2011-12-19 | 2016-10-26 | 迪睿合电子材料有限公司 | 保护元件、保护元件的制造方法及装入有保护元件的电池模块 |
US8497579B1 (en) * | 2012-02-16 | 2013-07-30 | Chipbond Technology Corporation | Semiconductor packaging method and structure thereof |
EP2817835B1 (de) * | 2012-02-24 | 2016-07-27 | Epcos AG | Verfahren zur herstellung einer elektrischen kontaktierung eines vielschichtbauelements |
JP5714631B2 (ja) * | 2013-03-26 | 2015-05-07 | 富士フイルム株式会社 | 異方導電性シート及び導通接続方法 |
JP6017492B2 (ja) * | 2014-04-24 | 2016-11-02 | Towa株式会社 | 樹脂封止電子部品の製造方法、突起電極付き板状部材、及び樹脂封止電子部品 |
US9949380B2 (en) * | 2015-02-27 | 2018-04-17 | Panasonic Intellectual Property Management Co., Ltd. | Manufacturing method of electronic component, electronic component, and manufacturing apparatus of electronic component |
JP6554014B2 (ja) * | 2015-10-20 | 2019-07-31 | 日本航空電子工業株式会社 | 固定構造及び固定方法 |
TWI696300B (zh) * | 2016-03-15 | 2020-06-11 | 晶元光電股份有限公司 | 半導體裝置及其製造方法 |
JP7041075B2 (ja) * | 2016-12-19 | 2022-03-23 | タツタ電線株式会社 | パッケージ基板及びパッケージ基板の製造方法 |
JP7185252B2 (ja) | 2018-01-31 | 2022-12-07 | 三国電子有限会社 | 接続構造体の作製方法 |
JP7046351B2 (ja) | 2018-01-31 | 2022-04-04 | 三国電子有限会社 | 接続構造体の作製方法 |
JP7160302B2 (ja) * | 2018-01-31 | 2022-10-25 | 三国電子有限会社 | 接続構造体および接続構造体の作製方法 |
US20190275600A1 (en) * | 2018-03-07 | 2019-09-12 | Powertech Technology Inc. | Flux transfer tool and flux transfer method |
CN113983045B (zh) * | 2021-10-26 | 2023-06-27 | 中国电子科技集团公司第三十八研究所 | 导电密封条与铝合金框架的胶接方法及密封条 |
CN115458420B (zh) * | 2022-09-16 | 2024-04-02 | 惠州市则成技术有限公司 | 一种ic载板的植球工艺 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5461197A (en) * | 1991-02-15 | 1995-10-24 | Kabushiki Kaisha Toshiba | Electronic device having a chip with an external bump terminal equal or smaller than a via hole on a board |
JPH08120228A (ja) * | 1994-10-20 | 1996-05-14 | Hitachi Ltd | 導体接続構造体、その製造方法および接続部材 |
JPH0927516A (ja) * | 1995-07-12 | 1997-01-28 | Nippondenso Co Ltd | 電子部品の接続構造 |
US6214446B1 (en) * | 1998-03-03 | 2001-04-10 | Nec Corporation | Resin film and a method for connecting electronic parts by the use thereof |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5987840A (ja) * | 1982-11-10 | 1984-05-21 | Toray Silicone Co Ltd | 半導体装置 |
JPS63249393A (ja) * | 1987-04-03 | 1988-10-17 | シャープ株式会社 | 電子部品の接続方法 |
US5156771A (en) * | 1989-05-31 | 1992-10-20 | Kao Corporation | Electrically conductive paste composition |
US5436503A (en) * | 1992-11-18 | 1995-07-25 | Matsushita Electronics Corporation | Semiconductor device and method of manufacturing the same |
US5543585A (en) * | 1994-02-02 | 1996-08-06 | International Business Machines Corporation | Direct chip attachment (DCA) with electrically conductive adhesives |
JP2540787B2 (ja) | 1994-07-22 | 1996-10-09 | 日本電気株式会社 | 半導体装置の製造方法 |
KR0181615B1 (ko) * | 1995-01-30 | 1999-04-15 | 모리시다 요이치 | 반도체 장치의 실장체, 그 실장방법 및 실장용 밀봉재 |
US5736074A (en) * | 1995-06-30 | 1998-04-07 | Micro Fab Technologies, Inc. | Manufacture of coated spheres |
JP3345541B2 (ja) * | 1996-01-16 | 2002-11-18 | 株式会社日立製作所 | 半導体装置及びその製造方法 |
JP2951882B2 (ja) * | 1996-03-06 | 1999-09-20 | 松下電器産業株式会社 | 半導体装置の製造方法及びこれを用いて製造した半導体装置 |
JP3409957B2 (ja) * | 1996-03-06 | 2003-05-26 | 松下電器産業株式会社 | 半導体ユニット及びその形成方法 |
US5723907A (en) * | 1996-06-25 | 1998-03-03 | Micron Technology, Inc. | Loc simm |
EP1445995B1 (en) * | 1996-12-27 | 2007-02-14 | Matsushita Electric Industrial Co., Ltd. | Method of mounting an electronic component on a circuit board and system for carrying out the method |
JP3065549B2 (ja) | 1997-01-09 | 2000-07-17 | 富士通株式会社 | 半導体チップ部品の実装方法 |
JPH10303252A (ja) * | 1997-04-28 | 1998-11-13 | Nec Kansai Ltd | 半導体装置 |
JP3663938B2 (ja) * | 1997-10-24 | 2005-06-22 | セイコーエプソン株式会社 | フリップチップ実装方法 |
US6064150A (en) * | 1998-01-12 | 2000-05-16 | Osram Sylvania Inc. | Nitride coated particle and composition of matter comprised of such particles |
US6261941B1 (en) * | 1998-02-12 | 2001-07-17 | Georgia Tech Research Corp. | Method for manufacturing a multilayer wiring substrate |
JP3625646B2 (ja) * | 1998-03-23 | 2005-03-02 | 東レエンジニアリング株式会社 | フリップチップ実装方法 |
JP2000113919A (ja) * | 1998-08-03 | 2000-04-21 | Sony Corp | 電気的接続装置と電気的接続方法 |
US6410415B1 (en) * | 1999-03-23 | 2002-06-25 | Polymer Flip Chip Corporation | Flip chip mounting technique |
-
2001
- 2001-05-11 EP EP01930048A patent/EP1223612A4/en not_active Withdrawn
- 2001-05-11 US US10/030,739 patent/US6909180B2/en not_active Expired - Fee Related
- 2001-05-11 WO PCT/JP2001/003922 patent/WO2001086716A1/ja not_active Application Discontinuation
-
2005
- 2005-01-24 US US11/039,778 patent/US20050163982A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5461197A (en) * | 1991-02-15 | 1995-10-24 | Kabushiki Kaisha Toshiba | Electronic device having a chip with an external bump terminal equal or smaller than a via hole on a board |
JPH08120228A (ja) * | 1994-10-20 | 1996-05-14 | Hitachi Ltd | 導体接続構造体、その製造方法および接続部材 |
JPH0927516A (ja) * | 1995-07-12 | 1997-01-28 | Nippondenso Co Ltd | 電子部品の接続構造 |
US6214446B1 (en) * | 1998-03-03 | 2001-04-10 | Nec Corporation | Resin film and a method for connecting electronic parts by the use thereof |
Non-Patent Citations (1)
Title |
---|
See also references of EP1223612A4 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006519501A (ja) * | 2003-02-27 | 2006-08-24 | フリースケール セミコンダクター インコーポレイテッド | 印刷配線板上に予め塗布済みのアンダーフィル層を有するエリアアレイデバイスアセンブリ |
JP4809761B2 (ja) * | 2003-02-27 | 2011-11-09 | フリースケール セミコンダクター インコーポレイテッド | エリアアレイデバイスを電気基板に取り付ける方法及びパターン付きアンダーフィル膜 |
WO2006109627A1 (ja) * | 2005-04-06 | 2006-10-19 | Toagosei Co., Ltd. | 導電性ペースト及び回路基板並びに回路物品及びその製造方法 |
JP5128275B2 (ja) * | 2005-04-06 | 2013-01-23 | 東亞合成株式会社 | 導電性ペースト及び回路基板並びに回路物品及びその製造方法 |
JP2008060270A (ja) * | 2006-08-30 | 2008-03-13 | Fujitsu Ltd | 電子装置及びその製造方法 |
JP2009117496A (ja) * | 2007-11-05 | 2009-05-28 | Panasonic Corp | 実装構造体およびその製造方法 |
JP2012109416A (ja) * | 2010-11-17 | 2012-06-07 | Toppan Printing Co Ltd | 太陽電池用バックシートとその製造方法 |
JP2016525792A (ja) * | 2013-07-09 | 2016-08-25 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | 印刷電子装置作製技術に基づいて印刷回路基板アセンブリを製造する方法及び印刷回路基板アセンブリ |
Also Published As
Publication number | Publication date |
---|---|
US6909180B2 (en) | 2005-06-21 |
US20050163982A1 (en) | 2005-07-28 |
EP1223612A1 (en) | 2002-07-17 |
US20030049425A1 (en) | 2003-03-13 |
EP1223612A4 (en) | 2005-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001086716A1 (en) | Semiconductor device mounting circuit board, method of producing the same, and method of producing mounting structure using the same | |
US6147311A (en) | Multi layer circuit board using anisotropic electroconductive adhesive layer and method for producing same | |
US6981317B1 (en) | Method and device for mounting electronic component on circuit board | |
KR100502222B1 (ko) | 전자부품의 실장방법 및 그 장치 | |
JP4123998B2 (ja) | 電子回路装置およびその製造方法 | |
US20110266666A1 (en) | Circuit board with built-in semiconductor chip and method of manufacturing the same | |
US8152953B2 (en) | Method of making printed wiring board and method of making printed circuit board unit | |
JP2008311584A (ja) | 半導体パッケージの実装構造 | |
US20070289706A1 (en) | Process for producing multilayer board | |
JP4097378B2 (ja) | 電子部品の実装方法及びその装置 | |
JP2000113919A (ja) | 電気的接続装置と電気的接続方法 | |
JP3847693B2 (ja) | 半導体装置の製造方法 | |
JP5036397B2 (ja) | チップ内蔵基板の製造方法 | |
JP2005026573A (ja) | 部品内蔵モジュールの製造方法 | |
JP3116926B2 (ja) | パッケージ構造並びに半導体装置、パッケージ製造方法及び半導体装置製造方法 | |
JP4479582B2 (ja) | 電子部品実装体の製造方法 | |
JP2008244191A (ja) | 部品内蔵基板の製造方法 | |
JP2003188212A (ja) | 半導体装置及びその製造方法 | |
JP3768870B2 (ja) | 半導体素子の実装方法 | |
JP3704497B2 (ja) | 回路基板とリペア方法及び実装構造体 | |
JP4566915B2 (ja) | 半導体装置の実装体、半導体装置実装体の製造方法 | |
JP3654201B2 (ja) | インターポーザおよびその製造方法 | |
JPH07161769A (ja) | チップ部品の端子接続方法 | |
KR100653075B1 (ko) | 플립칩 혼재실장 회로기판의 제조방법 | |
JP2003031617A (ja) | 半導体装置の実装構造とその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 10030739 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001930048 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2001930048 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2001930048 Country of ref document: EP |