KR970054487A - Mos 트랜지스터 및 그의 제조방법 - Google Patents
Mos 트랜지스터 및 그의 제조방법 Download PDFInfo
- Publication number
- KR970054487A KR970054487A KR1019960041523A KR19960041523A KR970054487A KR 970054487 A KR970054487 A KR 970054487A KR 1019960041523 A KR1019960041523 A KR 1019960041523A KR 19960041523 A KR19960041523 A KR 19960041523A KR 970054487 A KR970054487 A KR 970054487A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- film
- sidewall
- silicon oxide
- gate electrode
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims 3
- 239000004065 semiconductor Substances 0.000 claims abstract 9
- 239000000758 substrate Substances 0.000 claims abstract 9
- 239000000463 material Substances 0.000 claims abstract 8
- 125000006850 spacer group Chemical group 0.000 claims abstract 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 11
- 229910052814 silicon oxide Inorganic materials 0.000 claims 11
- 229910052581 Si3N4 Inorganic materials 0.000 claims 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 7
- 238000000034 method Methods 0.000 claims 3
- 238000002513 implantation Methods 0.000 claims 2
- 150000002500 ions Chemical class 0.000 claims 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82385—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66553—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using inside spacers, permanent or not
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/66583—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with initial gate mask or masking layer complementary to the prospective gate location, e.g. with dummy source and drain contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66537—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a self aligned punch through stopper or threshold implant under the gate region
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
필드영역을 가진 반도체기판; 게이트절연막을 통해 반도체기판상에 형성된 게이트전극; 및 상기 반도체기판내에 형성된 소스/드레인영역을 포함하며; 상기 필드영역이 적어도 하나의 하층절연막 및 그 하층절연막에 대해 선택적으로 에칭가능한 재료로 형성된 상층절연막을 포함하며; 상기 게이트전극은 상기 소스/드레인영역들 사이에 배치된 채널영역과 대향하는 하부면의 게이트 길이보다 상부면의 게이트 길이가 더 길게 된 형상으로 되며; 상기 게이트전극은 그의 측벽과 접촉하여 채널영역의 외주를 피복하며, 상기 하층절연막, 및 상기 상층절연막에 대해 선택적으로 에칭가능한 재료로 형성된 측벽절연층으로 된 사이드월 스페이서를 가지며; 상기 채널영역은 소스/드레인영역에 대해 거의 평탄하게 되어있는 MOS 트랜지스터가 개시된다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1(a)도 및 제1(b)도는 본 발명의 일실시예에 따른 MOS 트랜지스터의 개략횡단면도 및 종단면도.
Claims (10)
- 필드영역을 가진 반도체기판; 게이트절연막을 통해 반도체기판상에 형성된 게이트전극; 및 상기 반도체기판내에 형성된 소스/드레인영역을 포함하며; 상기 필드영역이 적어도 하나의 하층절연막 및 그 하층절연막에 대해 선택적으로 에칭가능한 재료로 형성된 상층절연막을 포함하며; 상기 게이트전극은 상기 소스/드레인영역들 사이에 배치된 채널영역과 대향하는 하부면의 게이트 길이보다 상부면의 게이트 길이가 더 길게 된 형상으로 되며; 상기 게이트전극은 그의 측벽과 접촉하여 채널영역의 외주를 피복하며, 상기 하층절연막, 및 상기 상층절연막에 대해 선택적으로 에칭가능한 재료로 형성된 측벽절연층으로 된 사이드월 스페이서를 가지며; 상기 채널영역은 소스/드레인영역에 대해 거의 평탄하게 되어있는 MOS 트랜지스터.
- 제1항에 있어서, 상기 상층절연막이 하층절연막의 재료보다 5-30배 더 빠른 속도로 에칭될 수 있는 재료로 형성되는 MOS 트랜지스터.
- 제1항에 있어서, 상기 상층절연막이 실리콘산화막으로 형성되고, 상기 하층절연막이 실리콘질화막/실리콘산화막으로 된 2층막으로 형성되는 MOS 트랜지스터.
- 제1항에 있어서, 상기 측벽절연층이 실리콘산화막 및 그 실리콘산화막을 피복하는 실리콘질화막을 포함하는 MOS 트랜지스터.
- 제1항에 있어서, 상기 상층절연막이 실리콘산화막으로 형성되고, 상기 하층절연막이 실리콘질화막/실리콘산화막으로 된 2층막으로 형성되며, 상기 측벽절연층이 실리콘산화막 및 그 실리콘산화막을 피복하는 실리콘질화막을 포함하는 MOS 트랜지스터.
- (i) 반도체기판의 전면에 하층절연막과 상층절연막을 형성하고, 채널영역 및 그 채널영역의 외주상의 상층절연막에 하층절연막으로 연장하는 구멍부를 형성하는 공정; (ii) 상기 상층절연막에 형성된 구멍부의 측벽상의 상층절연막에 대해 선택적으로 에칭가능한 재료로 된 측벽절연층을 형성하고, 상기 측벽절연층 아래를 제외한 구멍부의 하부에 존재하는 하층절연막의 부분을 제거하여 상기 반도체기판을 노출시키는 공정; (iii) 노출된 반도체기판상에 게이트절연막을 형성하는 공정; (iv) 상기 게이트절연막상에 상기 측벽절연층의 적어도 일부를 피복하도록 게이트전극을 형성하는 공정; 및 (v) 소스/드레인영역이 형성될 영역들상의 상층절연막의 일부를 제거하여 게이트전극의 측벽과 접촉하는 사이드월 스페이서를 형성하는 공저응로 구성되는 MOS 트랜지스터 제조방법.
- 제6항에 있어서, 상기 공정(i)에서, 상기 하층절연막이 제1절연막 및 그 제1절연막에 대해 선택적으로 에칭가능한 재료로 된 제2절연막으로 형성되는 MOS 트랜지스터 제조방법.
- 제6항에 있어서, 상기 공정(i)에서, 상기 하층절연막이 실리콘질화막/실리콘산화막으로 형성되고, 상기 상층절연막이 실리콘산화막으로 형성되는 MOS 트랜지스터 제조방법.
- 제6항에 있어서, 상기 공정(ii)에서 상기 측벽절연층은, 구멍부를 포함하는 상층절연막상에 실리콘질화막과 실리콘산화막을 그 순서대로 형성하여서 된 MOS 트랜지스터 제조방법.
- 제6항에 있어서, (vi) 게이트전극 및 사이드월 스페이서를 마스크로 이용하여 1(tan 1=사이드월 스페이서 단부에서 게이트전극 단부까지의 거리 SG/ 사이드월 스페이서의 높이 Sh) 이상의 주입각도로 제1이온을 주입하고, 이어서 2(tan 2=채널영역에 대향하는 게이트전극의 하부면의 단부에서 게이트전극의 상부면의 단부까지의 거리 BS/ 사이드월 스페이서의 높이 Sh) 이상의 주입각도로 제2이온을 주입함에 의해 소스/드레인영역을 형성하는 공정을 더 포함하는 MOS 트랜지스터 제조 방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP95-314446 | 1995-12-01 | ||
JP31444695A JP3239202B2 (ja) | 1995-12-01 | 1995-12-01 | Mosトランジスタ及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970054487A true KR970054487A (ko) | 1997-07-31 |
KR100221063B1 KR100221063B1 (ko) | 1999-09-15 |
Family
ID=18053462
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960041523A KR100221063B1 (ko) | 1995-12-01 | 1996-09-19 | Mos 트랜지스터 및 그의 제조방법 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5734185A (ko) |
EP (1) | EP0777269B1 (ko) |
JP (1) | JP3239202B2 (ko) |
KR (1) | KR100221063B1 (ko) |
DE (1) | DE69632567T2 (ko) |
TW (1) | TW319900B (ko) |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100206876B1 (ko) * | 1995-12-28 | 1999-07-01 | 구본준 | 모스전계효과트랜지스터 제조방법 |
US6037627A (en) * | 1996-08-02 | 2000-03-14 | Seiko Instruments Inc. | MOS semiconductor device |
US6297111B1 (en) * | 1997-08-20 | 2001-10-02 | Advanced Micro Devices | Self-aligned channel transistor and method for making same |
DE19742397C2 (de) * | 1997-09-25 | 2000-07-06 | Siemens Ag | Verfahren zur Herstellung einer Halbleiterstruktur mit einer Mehrzahl von Gräben |
US6060733A (en) * | 1997-12-18 | 2000-05-09 | Advanced Micro Devices, Inc. | Formation of lightly doped regions under a gate having a reduced gate oxide |
US6127235A (en) * | 1998-01-05 | 2000-10-03 | Advanced Micro Devices | Method for making asymmetrical gate oxide thickness in channel MOSFET region |
DE19837395C2 (de) * | 1998-08-18 | 2001-07-19 | Infineon Technologies Ag | Verfahren zur Herstellung eines eine strukturierte Isolationsschicht enthaltenden Halbleiterbauelements |
US6107667A (en) * | 1998-09-10 | 2000-08-22 | Advanced Micro Devices, Inc. | MOS transistor with low-k spacer to suppress capacitive coupling between gate and source/drain extensions |
US6117739A (en) * | 1998-10-02 | 2000-09-12 | Advanced Micro Devices, Inc. | Semiconductor device with layered doped regions and methods of manufacture |
US6018179A (en) * | 1998-11-05 | 2000-01-25 | Advanced Micro Devices | Transistors having a scaled channel length and integrated spacers with enhanced silicidation properties |
US6531713B1 (en) * | 1999-03-19 | 2003-03-11 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device and manufacturing method thereof |
TW444257B (en) | 1999-04-12 | 2001-07-01 | Semiconductor Energy Lab | Semiconductor device and method for fabricating the same |
TW497210B (en) * | 1999-05-11 | 2002-08-01 | Mosel Vitelic Inc | Self-aligned contact via process |
US6184116B1 (en) | 2000-01-11 | 2001-02-06 | Taiwan Semiconductor Manufacturing Company | Method to fabricate the MOS gate |
US6433371B1 (en) * | 2000-01-29 | 2002-08-13 | Advanced Micro Devices, Inc. | Controlled gate length and gate profile semiconductor device |
US20020113268A1 (en) * | 2000-02-01 | 2002-08-22 | Jun Koyama | Nonvolatile memory, semiconductor device and method of manufacturing the same |
KR100359773B1 (ko) * | 2000-05-01 | 2002-11-07 | 주식회사 하이닉스반도체 | 반도체 소자 제조방법 |
JP2002164442A (ja) * | 2000-11-28 | 2002-06-07 | Hitachi Ltd | 半導体装置およびその製造方法 |
JP2002198443A (ja) * | 2000-12-26 | 2002-07-12 | Nec Corp | 半導体装置及びその製造方法 |
JP2002299611A (ja) * | 2001-03-30 | 2002-10-11 | Fujitsu Ltd | ゲート電極を有する半導体素子の特性の計算方法及びプログラム |
KR100761547B1 (ko) * | 2001-06-22 | 2007-09-27 | 매그나칩 반도체 유한회사 | 트랜지스터 및 그의 제조 방법 |
US7002208B2 (en) | 2001-07-02 | 2006-02-21 | Oki Electric Industry Co., Ltd. | Semiconductor device and manufacturing method of the same |
US6534822B1 (en) * | 2001-07-17 | 2003-03-18 | Advanced Micro Devices, Inc. | Silicon on insulator field effect transistor with a double Schottky gate structure |
JP2003060073A (ja) * | 2001-08-10 | 2003-02-28 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
US20040018738A1 (en) * | 2002-07-22 | 2004-01-29 | Wei Liu | Method for fabricating a notch gate structure of a field effect transistor |
US6740535B2 (en) * | 2002-07-29 | 2004-05-25 | International Business Machines Corporation | Enhanced T-gate structure for modulation doped field effect transistors |
US20040121524A1 (en) * | 2002-12-20 | 2004-06-24 | Micron Technology, Inc. | Apparatus and method for controlling diffusion |
JP4793840B2 (ja) * | 2003-11-10 | 2011-10-12 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置の製造方法 |
US6885072B1 (en) * | 2003-11-18 | 2005-04-26 | Applied Intellectual Properties Co., Ltd. | Nonvolatile memory with undercut trapping structure |
KR101044380B1 (ko) * | 2004-01-08 | 2011-06-29 | 매그나칩 반도체 유한회사 | 반도체 소자의 제조방법 |
KR100598033B1 (ko) * | 2004-02-03 | 2006-07-07 | 삼성전자주식회사 | 반도체 소자의 듀얼 게이트 산화막 형성 방법 |
US7638400B2 (en) * | 2004-04-07 | 2009-12-29 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US6975000B2 (en) * | 2004-04-08 | 2005-12-13 | Taiwan Semiconductor Manufacturing Company | Method of forming a recessed buried-diffusion device |
KR100613371B1 (ko) * | 2004-04-23 | 2006-08-17 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조방법 |
US7294882B2 (en) * | 2004-09-28 | 2007-11-13 | Sandisk Corporation | Non-volatile memory with asymmetrical doping profile |
US7674697B2 (en) * | 2005-07-06 | 2010-03-09 | International Business Machines Corporation | MOSFET with multiple fully silicided gate and method for making the same |
JP4667279B2 (ja) * | 2006-03-14 | 2011-04-06 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法 |
JP5630939B2 (ja) * | 2007-07-11 | 2014-11-26 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置及びその製造方法 |
TWI471915B (zh) * | 2009-07-10 | 2015-02-01 | United Microelectronics Corp | 閘極結構及其製作方法 |
US8513712B2 (en) | 2009-09-28 | 2013-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming a semiconductor gate |
JP5267497B2 (ja) * | 2010-04-05 | 2013-08-21 | ソニー株式会社 | 固体撮像装置 |
US8541296B2 (en) * | 2011-09-01 | 2013-09-24 | The Institute of Microelectronics Chinese Academy of Science | Method of manufacturing dummy gates in gate last process |
US9029956B2 (en) | 2011-10-26 | 2015-05-12 | Global Foundries, Inc. | SRAM cell with individual electrical device threshold control |
US9048136B2 (en) | 2011-10-26 | 2015-06-02 | GlobalFoundries, Inc. | SRAM cell with individual electrical device threshold control |
JP6094159B2 (ja) * | 2012-11-13 | 2017-03-15 | 三菱電機株式会社 | 半導体装置の製造方法 |
US9954112B2 (en) * | 2015-01-26 | 2018-04-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9893060B2 (en) * | 2015-12-17 | 2018-02-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US10515969B2 (en) | 2016-11-17 | 2019-12-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6336564A (ja) * | 1986-07-31 | 1988-02-17 | Nec Corp | 半導体装置の製造方法 |
JPS6430270A (en) * | 1987-07-24 | 1989-02-01 | Fujitsu Ltd | Manufacture of insulated-gate semiconductor device |
JPH07120705B2 (ja) * | 1987-11-17 | 1995-12-20 | 三菱電機株式会社 | 素子間分離領域を有する半導体装置の製造方法 |
US5102816A (en) * | 1990-03-27 | 1992-04-07 | Sematech, Inc. | Staircase sidewall spacer for improved source/drain architecture |
US5270234A (en) * | 1992-10-30 | 1993-12-14 | International Business Machines Corporation | Deep submicron transistor fabrication method |
JP3203845B2 (ja) * | 1992-12-22 | 2001-08-27 | ソニー株式会社 | ゲート電極の形成方法 |
US5342803A (en) * | 1993-02-03 | 1994-08-30 | Rohm, Co., Ltd. | Method for isolating circuit elements for semiconductor device |
DE4415137C1 (de) * | 1994-04-29 | 1995-07-20 | Gold Star Electronics | Halbleiter-Bauelement und Verfahren zu dessen Herstellung |
-
1995
- 1995-12-01 JP JP31444695A patent/JP3239202B2/ja not_active Expired - Fee Related
-
1996
- 1996-08-08 US US08/694,067 patent/US5734185A/en not_active Expired - Lifetime
- 1996-08-12 TW TW085109756A patent/TW319900B/zh not_active IP Right Cessation
- 1996-08-15 EP EP96305957A patent/EP0777269B1/en not_active Expired - Lifetime
- 1996-08-15 DE DE69632567T patent/DE69632567T2/de not_active Expired - Lifetime
- 1996-09-19 KR KR1019960041523A patent/KR100221063B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3239202B2 (ja) | 2001-12-17 |
DE69632567T2 (de) | 2005-06-02 |
EP0777269A3 (en) | 1999-02-03 |
TW319900B (ko) | 1997-11-11 |
EP0777269A2 (en) | 1997-06-04 |
EP0777269B1 (en) | 2004-05-26 |
DE69632567D1 (de) | 2004-07-01 |
US5734185A (en) | 1998-03-31 |
KR100221063B1 (ko) | 1999-09-15 |
JPH09153612A (ja) | 1997-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970054487A (ko) | Mos 트랜지스터 및 그의 제조방법 | |
KR970072205A (ko) | 에스. 오. 아이(soi)형 트랜지스터 및 그 제조방법 | |
KR940020594A (ko) | 에스오아이(SOI : silicon on insulator) 구조의 반도체 장치 제조방법 | |
KR960036041A (ko) | 고내압 트랜지스터 및 그 제조방법 | |
KR840005933A (ko) | 전계효과 트랜지스터의 제조방법 | |
KR870000763A (ko) | 반도체 장치 및 그 제조방법 | |
KR960005896A (ko) | 박막트랜지스터 제조방법 | |
KR960024604A (ko) | 이중 채널 박막트랜지스터 및 그 제조방법 | |
KR890013796A (ko) | 반도체장치 및 그 제조방법 | |
KR890001198A (ko) | 반도체 장치 제조방법 | |
KR910015065A (ko) | 플로팅 게이트 기억셀의 전기적 소거 특성을 개선하는 방법 | |
KR970013411A (ko) | 일방향, 경사형 채널 반도체 디바이스 형성 방법 | |
KR960032776A (ko) | 박막 트랜지스터 및 그 제조방법 | |
KR970054431A (ko) | 모스 트랜지스터 및 그 제조방법 | |
KR970004069A (ko) | 반도체 소자의 트랜지스터 제조방법 및 그 구조 | |
KR930003430A (ko) | 반도체 장치 및 그 제조방법 | |
KR0172463B1 (ko) | 모스트랜지스터 및 그 제조방법 | |
KR950010138A (ko) | 엠엔오에스(mnos)형 반도체장치 | |
KR980005882A (ko) | 모스 트랜지스터 및 그의 제조방법 | |
KR940016927A (ko) | 트렌치(Trench) 구조를 이용한 수직 채널을 갖는 모스트랜지스터(MOS-FET) 제조방법 | |
KR970054438A (ko) | 경사진 게이트 산화막을 갖는 전력용 모스 소자 및 그 제조 방법 | |
KR960019608A (ko) | 반도체 소자의 트랜지스터 제조방법 | |
KR950021744A (ko) | 반도체 박막트랜지스터 제조방법 | |
KR970054267A (ko) | 플레쉬 메모리 소자 및 그 제조방법 | |
KR970008571A (ko) | 모스 전계 효과 트랜지스터 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110527 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |