KR970072205A - 에스. 오. 아이(soi)형 트랜지스터 및 그 제조방법 - Google Patents
에스. 오. 아이(soi)형 트랜지스터 및 그 제조방법 Download PDFInfo
- Publication number
- KR970072205A KR970072205A KR1019960010604A KR19960010604A KR970072205A KR 970072205 A KR970072205 A KR 970072205A KR 1019960010604 A KR1019960010604 A KR 1019960010604A KR 19960010604 A KR19960010604 A KR 19960010604A KR 970072205 A KR970072205 A KR 970072205A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- conductive layer
- transistor
- semiconductor substrate
- entire surface
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000004065 semiconductor Substances 0.000 claims abstract 9
- 239000012535 impurity Substances 0.000 claims abstract 3
- 239000000758 substrate Substances 0.000 claims 8
- 239000012212 insulator Substances 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78612—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing the kink- or the snapback effect, e.g. discharging the minority carriers of the channel region for preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76272—Vertical isolation by lateral overgrowth techniques, i.e. ELO techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76281—Lateral isolation by selective oxidation of silicon
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
Abstract
본 발명은 에스.오.아이(SOI)형 트랜지스터 및 그 제조방법에 관해 개시한다. 본 발명에 의한 SOI형 트랜지스터는 웨이퍼 상에 형성된 절연막 및 상기 절연막 상에 트랜지스터와 같은 반도체소자가 직접 형성되는 도전층을 구비하는 SOI형 트랜지스터에 있어서, 상기 도전층의 반도체소자가 형성되는 부분, 즉 활성영역의 채널 영역이 고 농도의 도전성불순물이 도핑된 다른 도전층과 접촉된 것을 특징으로 한다.
본 발명에 의한 트랜지스터를 사용하면, 상기 트랜지스터의 소오스 영역으로 홀 이동이 쉬워 채널영역에 지나치게 많은 홀이 축적되지 않으므로 상기 트랜지스터의 문턱전압의 변동이 거의 없다. 따라서 트랜지스터의 FBE를 감소시킬 수 있다. 상기 도전층은 고 농도 불순물이 도핑되어 있으므로 사이 소오스와 드레인간의 펀치쓰루의 스톱퍼역할을 할 수 있다. 따라서 트랜지스터의 SCE를 개선시킬 수 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제5도는 본 발명에 의한 SOI형 트랜지스터의 단면도이다.
Claims (4)
- 제2반도체기판; 상기 제2반도체기판 전면에 형성된 제2절연막; 상기 제2절연막 전면에 형성된 전체면중 일부분에 단차를 갖는 고농도의 불순물이 도핑된 도전층; 상기 도전층의 단차의 높은 부분과 동일한 높이로 상기 단차의 낮은 부분을 채운 제1절연막; 상기 제1절연막과 도전층으로 이루어지는 표면상에 형성된 상기 제1절연막 상에 형성된 필드산화막과 상기 제1절연막 및 도전층의 일부면과 접하는 채널영역 그리고 상기 채널영역을 중심으로 상기 제1절연막 및 제1도전층의 일부 또는 상기 제2절연막과 접하는 소오스영역 및 드레인 영역으로 구분되는 제1반도체기판; 및 상기 채널영역의 상에 형성된 게이트전극을 구비하는 것을 특징으로 SOI형 트랜지스터.
- 제1반도체 기판 상에 일정간격 이격된 제1절연막을 형성하는 단계; 상기 제1절연막사이와 상기 제1절연막 전면에 제1도전층을 형성하는 단계; 상기 제1도전층 전면에 제2절연막을 형성하는 단계; 상기 제2절연막 전면에 제2반도체 기판을 형성하는 단계; 상기 제1반도체 기판 전면을 일정두께 제거하는 단계; 및 상기 제1반도체 기판에 상기 제1도전층의 일부먼과 제1절연막의 일부면에 채널영역이 접촉되는 트랜지스터를 형성하는 단계를 포함하는 것을 특징으로 하는 SOI형 트랜지스터 제조방법.
- 제2항에 있어서, 상기 제1반도체 기판 전면을 일정두께 제거하는 수단으로 CMP방법을 이용하는 것을 특징으로 하는 SOI형 트랜지스터 제조방법.
- 제2항 또는 제3항에 있어서, 상기 제1절연막 또는 제2절연막은 산화막으로 형성하는 것을 특징으로 하는 SOI형 트랜지스터 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960010604A KR0176202B1 (ko) | 1996-04-09 | 1996-04-09 | 에스.오.아이형 트랜지스터 및 그 제조방법 |
US08/835,605 US5877046A (en) | 1996-04-09 | 1997-04-09 | Methods of forming semiconductor-on-insulator substrates |
JP09061397A JP3854363B2 (ja) | 1996-04-09 | 1997-04-09 | Soiトランジスタの製造方法 |
US09/192,125 US6130457A (en) | 1996-04-09 | 1998-11-13 | Semiconductor-on-insulator devices having insulating layers therein with self-aligned openings |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960010604A KR0176202B1 (ko) | 1996-04-09 | 1996-04-09 | 에스.오.아이형 트랜지스터 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970072205A true KR970072205A (ko) | 1997-11-07 |
KR0176202B1 KR0176202B1 (ko) | 1999-04-15 |
Family
ID=19455324
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960010604A KR0176202B1 (ko) | 1996-04-09 | 1996-04-09 | 에스.오.아이형 트랜지스터 및 그 제조방법 |
Country Status (3)
Country | Link |
---|---|
US (2) | US5877046A (ko) |
JP (1) | JP3854363B2 (ko) |
KR (1) | KR0176202B1 (ko) |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5869391A (en) | 1996-08-20 | 1999-02-09 | Micron Technology, Inc. | Semiconductor method of making electrical connection between an electrically conductive line and a node location, and integrated circuitry |
JPH1131743A (ja) * | 1997-05-14 | 1999-02-02 | Sony Corp | 半導体装置及びその製造方法 |
KR100259097B1 (ko) * | 1998-04-02 | 2000-06-15 | 김영환 | 반도체 소자 및 그의 제조 방법 |
US6284647B1 (en) * | 1998-12-16 | 2001-09-04 | United Microelectronics Corp. | Method to improve the uniformity of chemical mechanical polishing |
US6965165B2 (en) * | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US6383916B1 (en) * | 1998-12-21 | 2002-05-07 | M. S. Lin | Top layers of metal for high performance IC's |
US7381642B2 (en) | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US6495442B1 (en) * | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6936531B2 (en) | 1998-12-21 | 2005-08-30 | Megic Corporation | Process of fabricating a chip structure |
SG93278A1 (en) * | 1998-12-21 | 2002-12-17 | Mou Shiung Lin | Top layers of metal for high performance ics |
US7405149B1 (en) * | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US6303423B1 (en) * | 1998-12-21 | 2001-10-16 | Megic Corporation | Method for forming high performance system-on-chip using post passivation process |
JP2000243967A (ja) * | 1999-02-22 | 2000-09-08 | Sony Corp | 半導体装置の製造方法 |
US6261878B1 (en) * | 1999-06-21 | 2001-07-17 | Intel Corporation | Integrated circuit with dynamic threshold voltage |
US6686629B1 (en) * | 1999-08-18 | 2004-02-03 | International Business Machines Corporation | SOI MOSFETS exhibiting reduced floating-body effects |
US6245636B1 (en) | 1999-10-20 | 2001-06-12 | Advanced Micro Devices, Inc. | Method of formation of pseudo-SOI structures with direct contact of transistor body to the substrate |
US6465852B1 (en) | 1999-10-20 | 2002-10-15 | Advanced Micro Devices, Inc. | Silicon wafer including both bulk and SOI regions and method for forming same on a bulk silicon wafer |
US6229187B1 (en) | 1999-10-20 | 2001-05-08 | Advanced Micro Devices, Inc. | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
US6376286B1 (en) | 1999-10-20 | 2002-04-23 | Advanced Micro Devices, Inc. | Field effect transistor with non-floating body and method for forming same on a bulk silicon wafer |
US6287901B1 (en) | 2000-01-05 | 2001-09-11 | International Business Machines Corporation | Method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors |
US6429099B1 (en) | 2000-01-05 | 2002-08-06 | International Business Machines Corporation | Implementing contacts for bodies of semiconductor-on-insulator transistors |
US6225667B1 (en) | 2000-01-18 | 2001-05-01 | Advanced Micro Devices, Inc. | Leaky lower interface for reduction of floating body effect in SOI devices |
TW476993B (en) * | 2000-01-19 | 2002-02-21 | Advanced Micro Devices Inc | Silicon on insulator circuit structure with buried semiconductor interconnect structure and method for forming same |
US6201761B1 (en) | 2000-01-26 | 2001-03-13 | Advanced Micro Devices, Inc. | Field effect transistor with controlled body bias |
US6255147B1 (en) | 2000-01-31 | 2001-07-03 | Advanced Micro Devices, Inc. | Silicon on insulator circuit structure with extra narrow field transistors and method of forming same |
US6395587B1 (en) | 2000-02-11 | 2002-05-28 | International Business Machines Corporation | Fully amorphized source/drain for leaky junctions |
US6853048B1 (en) | 2000-08-11 | 2005-02-08 | Agere Systems Inc. | Bipolar transistor having an isolation structure located under the base, emitter and collector and a method of manufacture thereof |
US6537891B1 (en) | 2000-08-29 | 2003-03-25 | Micron Technology, Inc. | Silicon on insulator DRAM process utilizing both fully and partially depleted devices |
JP2002190521A (ja) * | 2000-10-12 | 2002-07-05 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
US6514809B1 (en) | 2000-11-03 | 2003-02-04 | Advanced Micro Devices, Inc. | SOI field effect transistors with body contacts formed by selective etch and fill |
US6479866B1 (en) | 2000-11-14 | 2002-11-12 | Advanced Micro Devices, Inc. | SOI device with self-aligned selective damage implant, and method |
US6538284B1 (en) | 2001-02-02 | 2003-03-25 | Advanced Micro Devices, Inc. | SOI device with body recombination region, and method |
US6525340B2 (en) * | 2001-06-04 | 2003-02-25 | International Business Machines Corporation | Semiconductor device with junction isolation |
US6596570B2 (en) * | 2001-06-06 | 2003-07-22 | International Business Machines Corporation | SOI device with reduced junction capacitance |
US6717212B2 (en) * | 2001-06-12 | 2004-04-06 | Advanced Micro Devices, Inc. | Leaky, thermally conductive insulator material (LTCIM) in semiconductor-on-insulator (SOI) structure |
US6864547B2 (en) | 2001-06-15 | 2005-03-08 | Agere Systems Inc. | Semiconductor device having a ghost source/drain region and a method of manufacture therefor |
US6958518B2 (en) * | 2001-06-15 | 2005-10-25 | Agere Systems Inc. | Semiconductor device having at least one source/drain region formed on an isolation region and a method of manufacture therefor |
JP5160709B2 (ja) | 2001-09-28 | 2013-03-13 | ラピスセミコンダクタ株式会社 | Soi型mos電界効果トランジスタ及びその製造方法 |
JP2003168802A (ja) * | 2001-11-30 | 2003-06-13 | Toshiba Corp | 半導体装置及びその製造方法 |
US7932603B2 (en) * | 2001-12-13 | 2011-04-26 | Megica Corporation | Chip structure and process for forming the same |
US6798073B2 (en) * | 2001-12-13 | 2004-09-28 | Megic Corporation | Chip structure and process for forming the same |
US6828632B2 (en) * | 2002-07-18 | 2004-12-07 | Micron Technology, Inc. | Stable PD-SOI devices and methods |
US6809386B2 (en) * | 2002-08-29 | 2004-10-26 | Micron Technology, Inc. | Cascode I/O driver with improved ESD operation |
JP4154578B2 (ja) * | 2002-12-06 | 2008-09-24 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US7247569B2 (en) * | 2003-12-02 | 2007-07-24 | International Business Machines Corporation | Ultra-thin Si MOSFET device structure and method of manufacture |
US8384189B2 (en) | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
CN1901163B (zh) | 2005-07-22 | 2011-04-13 | 米辑电子股份有限公司 | 连续电镀制作线路组件的方法及线路组件结构 |
KR100737920B1 (ko) * | 2006-02-08 | 2007-07-10 | 삼성전자주식회사 | 반도체 소자 및 그 형성 방법 |
US20070257310A1 (en) * | 2006-05-02 | 2007-11-08 | Honeywell International Inc. | Body-tied MOSFET device with strained active area |
JP2008060532A (ja) * | 2006-08-04 | 2008-03-13 | Seiko Epson Corp | 半導体装置 |
US7692483B2 (en) * | 2007-10-10 | 2010-04-06 | Atmel Corporation | Apparatus and method for preventing snap back in integrated circuits |
US8085604B2 (en) * | 2008-12-12 | 2011-12-27 | Atmel Corporation | Snap-back tolerant integrated circuits |
JP5414415B2 (ja) * | 2009-08-06 | 2014-02-12 | 株式会社日立製作所 | 半導体受光素子及びその製造方法 |
US9159825B2 (en) | 2010-10-12 | 2015-10-13 | Silanna Semiconductor U.S.A., Inc. | Double-sided vertical semiconductor device with thinned substrate |
CN105448998B (zh) | 2010-10-12 | 2019-09-03 | 高通股份有限公司 | 集成电路芯片和垂直功率器件 |
US9466536B2 (en) | 2013-03-27 | 2016-10-11 | Qualcomm Incorporated | Semiconductor-on-insulator integrated circuit with back side gate |
US9478507B2 (en) | 2013-03-27 | 2016-10-25 | Qualcomm Incorporated | Integrated circuit assembly with faraday cage |
US8748245B1 (en) | 2013-03-27 | 2014-06-10 | Io Semiconductor, Inc. | Semiconductor-on-insulator integrated circuit with interconnect below the insulator |
US20220384659A1 (en) * | 2021-05-26 | 2022-12-01 | Globalfoundries U.S. Inc. | Field effect transistor |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4396933A (en) * | 1971-06-18 | 1983-08-02 | International Business Machines Corporation | Dielectrically isolated semiconductor devices |
JPS6072243A (ja) * | 1983-09-28 | 1985-04-24 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置 |
US5306942A (en) * | 1989-10-11 | 1994-04-26 | Nippondenso Co., Ltd. | Semiconductor device having a shield which is maintained at a reference potential |
US5278102A (en) * | 1990-08-18 | 1994-01-11 | Fujitsu Limited | SOI device and a fabrication process thereof |
US5308779A (en) * | 1991-03-28 | 1994-05-03 | Honeywell Inc. | Method of making high mobility integrated drivers for active matrix displays |
DE69213539T2 (de) * | 1991-04-26 | 1997-02-20 | Canon Kk | Halbleitervorrichtung mit verbessertem isoliertem Gate-Transistor |
US5055898A (en) * | 1991-04-30 | 1991-10-08 | International Business Machines Corporation | DRAM memory cell having a horizontal SOI transfer device disposed over a buried storage node and fabrication methods therefor |
JP2785918B2 (ja) * | 1991-07-25 | 1998-08-13 | ローム株式会社 | 絶縁層の上に成長層を有する半導体装置の製造方法 |
JP3058954B2 (ja) * | 1991-09-24 | 2000-07-04 | ローム株式会社 | 絶縁層の上に成長層を有する半導体装置の製造方法 |
EP0537677B1 (en) * | 1991-10-16 | 1998-08-19 | Sony Corporation | Method of forming an SOI structure with a DRAM |
US5145802A (en) * | 1991-11-12 | 1992-09-08 | United Technologies Corporation | Method of making SOI circuit with buried connectors |
JP3092761B2 (ja) * | 1991-12-02 | 2000-09-25 | キヤノン株式会社 | 画像表示装置及びその製造方法 |
US5420055A (en) * | 1992-01-22 | 1995-05-30 | Kopin Corporation | Reduction of parasitic effects in floating body MOSFETs |
US5317181A (en) * | 1992-09-10 | 1994-05-31 | United Technologies Corporation | Alternative body contact for fully-depleted silicon-on-insulator transistors |
JPH07211916A (ja) * | 1994-01-19 | 1995-08-11 | Sony Corp | トランジスタ素子及びその作製方法 |
US5489792A (en) * | 1994-04-07 | 1996-02-06 | Regents Of The University Of California | Silicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibility |
US5405795A (en) * | 1994-06-29 | 1995-04-11 | International Business Machines Corporation | Method of forming a SOI transistor having a self-aligned body contact |
US5587604A (en) * | 1994-09-22 | 1996-12-24 | International Business Machines Corporation | Contacted body silicon-on-insulator field effect transistor |
US5536950A (en) * | 1994-10-28 | 1996-07-16 | Honeywell Inc. | High resolution active matrix LCD cell design |
US5591650A (en) * | 1995-06-08 | 1997-01-07 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of making a body contacted SOI MOSFET |
-
1996
- 1996-04-09 KR KR1019960010604A patent/KR0176202B1/ko not_active IP Right Cessation
-
1997
- 1997-04-09 US US08/835,605 patent/US5877046A/en not_active Expired - Lifetime
- 1997-04-09 JP JP09061397A patent/JP3854363B2/ja not_active Expired - Fee Related
-
1998
- 1998-11-13 US US09/192,125 patent/US6130457A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5877046A (en) | 1999-03-02 |
US6130457A (en) | 2000-10-10 |
KR0176202B1 (ko) | 1999-04-15 |
JP3854363B2 (ja) | 2006-12-06 |
JPH1027914A (ja) | 1998-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970072205A (ko) | 에스. 오. 아이(soi)형 트랜지스터 및 그 제조방법 | |
KR950007022A (ko) | 개선된 소오스-하이 성능을 갖는 실리콘 절연체의 트랜지스터 | |
KR940020594A (ko) | 에스오아이(SOI : silicon on insulator) 구조의 반도체 장치 제조방법 | |
KR970060530A (ko) | 유전체 분리형 박막 반도체 장치 | |
KR960012539A (ko) | 반도체장치 및 그 제조방법 | |
KR950034767A (ko) | Mis형 반도체장치 | |
KR910017676A (ko) | 박막트랜지스터 | |
KR940019013A (ko) | 고전압 트랜지스터 | |
KR960036041A (ko) | 고내압 트랜지스터 및 그 제조방법 | |
KR930006977A (ko) | 반도체 장치 및 그 제조 방법 | |
KR970060510A (ko) | 반도체 장치 및 그 제조 방법 | |
KR970008332A (ko) | 완전-공핍 동작용 도핑 프로파일을 갖는 soi 트랜지스터 | |
KR890013796A (ko) | 반도체장치 및 그 제조방법 | |
KR19990022793A (ko) | 반도체 칩 연결 영역을 갖는 고전압 래터럴 금속 산화물 반도체전계 효과 트랜지스터 세마이콘덕터-온-인슐레이터 디바이스 | |
KR940020576A (ko) | 반도체트랜지스터구조(Metal oxide semiconductor transistors having a polysilicon gate electrode with nonuniform doping in source-drain direction) | |
KR900013652A (ko) | 감소된 온 저항을 가진 soi구조의 고전압 반도체 장치 | |
KR970013411A (ko) | 일방향, 경사형 채널 반도체 디바이스 형성 방법 | |
KR930022601A (ko) | 반도체 장치의 제조방법 | |
KR960032776A (ko) | 박막 트랜지스터 및 그 제조방법 | |
KR950021267A (ko) | 수소화 효과 증대를 위한 반도체 소자의 제조방법 | |
KR970004079A (ko) | 반도체소자 및 그 제조방법 | |
KR970054438A (ko) | 경사진 게이트 산화막을 갖는 전력용 모스 소자 및 그 제조 방법 | |
KR930017209A (ko) | 절연 게이트형 전계효과 트랜지스터 및 그 제조방법 | |
KR970077366A (ko) | 고전압 트랜지스터의 제조방법 | |
KR970067618A (ko) | 실리콘-온-인슐레이터(soi) 소자 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121031 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20131031 Year of fee payment: 16 |
|
LAPS | Lapse due to unpaid annual fee |