KR970004079A - 반도체소자 및 그 제조방법 - Google Patents

반도체소자 및 그 제조방법 Download PDF

Info

Publication number
KR970004079A
KR970004079A KR1019950018870A KR19950018870A KR970004079A KR 970004079 A KR970004079 A KR 970004079A KR 1019950018870 A KR1019950018870 A KR 1019950018870A KR 19950018870 A KR19950018870 A KR 19950018870A KR 970004079 A KR970004079 A KR 970004079A
Authority
KR
South Korea
Prior art keywords
silicon substrate
oxide film
silicon oxide
silicon
substrate
Prior art date
Application number
KR1019950018870A
Other languages
English (en)
Other versions
KR0172548B1 (ko
Inventor
박찬광
고요환
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950018870A priority Critical patent/KR0172548B1/ko
Priority to US08/670,839 priority patent/US5726082A/en
Priority to CN96112233A priority patent/CN1076520C/zh
Priority to JP8171237A priority patent/JPH0923013A/ja
Publication of KR970004079A publication Critical patent/KR970004079A/ko
Application granted granted Critical
Publication of KR0172548B1 publication Critical patent/KR0172548B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76275—Vertical isolation by bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76281—Lateral isolation by selective oxidation of silicon

Abstract

본 발명은 실리콘 기판위에 절연 역활을 하는 실리콘 산화막을 형성하고, 그 위에 실제 사용되는 실리콘기판예를 들어 단결정 실리콘층을 형성하고, 여기에 MOSFET를 제조하는 방법으로 소자의 분리 기술이 용이하고, 소자의 전기적인 특성이 우수한 SOI(silicon on insulator)구조를 갖는 반도체소자 및 그 제조방법에 관한 것이다.

Description

반도체소자 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3A도 및 제3B도는 본 발명에 의해 제조된 SOI MOSFET 구조를 도시한 단면도, 제4도 내지 제6도는 본 발명에 의해 SOI MOSFET를 제조하는 단계를 도시한 단면도.

Claims (7)

  1. SOI 구조를 갖는 MOSFET 소자에 있어서, 제1실리콘기판의 상부에 제1실리콘 산화막이 형성되고, 제1실리콘 산화막 상부의 액티브 지역에 단면의 형상이 사다리꼴 형태로 이루어진 제2실리콘기판이 형성되고, 제2실리콘기판의 가장 자리에는 두꺼운 제2실리콘 산화막이 형성되고, 제2실리콘기판과 상기 제2실리콘 산화막의 상부에 게이트 산화막과 게이트 전극이 일정 폭을 가지고 일정방향으로 형성되고, 상기 게이트전극이 오버랩 되지 않은 지역의 제2실리콘기판에는 소오스/드레인 확산영역이 형성되는 것을 특징으로 하는 반도체소자.
  2. 제1항에 있어서, 상기 제2실리콘기판과 제2실리콘 산화막의 계면에는 문턱 전압을 높게 하기 위하여 도핑영역이 형성된 것을 특징으로 하는 반도체소자.
  3. 제2항에 있어서, 상기 도핑 영역은 제2실리콘기판과는 반대 타입으로 형성하는 것을 특징으로 하는 반도체소자.
  4. SOI 구조를 갖는 MOSFET 제조방법에 있어서, 제1실리콘기판 상부에 제1실리콘 산화막과 제2실리콘 기판층을 형성하고, 그 상부에 얇은 실리콘산화막과 질화막을 적층하는 단계와, 액티브 지역이 아닌 부분의 상기 질화막과 실리콘 산화막을 식각하여 패턴을 형성하는 단계와, 노출된 제2실리콘기판층으로 문턱 전압을 높이기 위하여 기판과는 반대 타입의 불순물을 도핑하여 도핑영역을 형성하는 단계와, 상기 질화막 패턴을 마스크로 상용하여 노출된 제2실리콘기판을 산화시켜 두꺼운 두께의 제2실리콘 산화막을 형성하는 단계와, 상기 질화막과 실리콘 산화막 패턴을 제거하고, 노출된 제2실리콘기판에 게이트산화막과 게이트전극을 형성하는 단계와, 고농도 불순물을 이온주입하여 소오스/드레인 확산영역을 형성하는 단계를 포함하는 소자 제조방법.
  5. 제3항에 있어서, 상기 제2실리콘 산화막은 800~1200℃에서 산화시켜 노출된 제2실리콘기판이 완전히 산화시켜 상기 제2실리콘기판의 높이보다 더 두껍게 형성되도록 하는 것을 특징으로 하는 반도체소자 제조방법.
  6. 제4항에 있어서, 상기 실리콘 산화막과 질화막 사이에 폴리실리콘층을 증착하여 PBL 구조와 같이 공정을 진행하여 제2실리콘 산화막을 형성하는 것을 특징으로 하는 반도체소자 제조방법.
  7. 제4항에 있어서, 상기 문턱 전압을 높이기 위하여 기판과는 반대 타입의 불순물을 도핑하여 도핑영역을 형성하는 단계를 생략하여 공정을 진행하는 것을 특징으로 하는 반도체소자 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950018870A 1995-06-30 1995-06-30 반도체 소자 및 그 제조방법 KR0172548B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019950018870A KR0172548B1 (ko) 1995-06-30 1995-06-30 반도체 소자 및 그 제조방법
US08/670,839 US5726082A (en) 1995-06-30 1996-06-28 Semiconductor device and method for fabricating the same
CN96112233A CN1076520C (zh) 1995-06-30 1996-06-28 半导体器件及其制造方法
JP8171237A JPH0923013A (ja) 1995-06-30 1996-07-01 半導体素子及びその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950018870A KR0172548B1 (ko) 1995-06-30 1995-06-30 반도체 소자 및 그 제조방법

Publications (2)

Publication Number Publication Date
KR970004079A true KR970004079A (ko) 1997-01-29
KR0172548B1 KR0172548B1 (ko) 1999-02-01

Family

ID=19419295

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950018870A KR0172548B1 (ko) 1995-06-30 1995-06-30 반도체 소자 및 그 제조방법

Country Status (4)

Country Link
US (1) US5726082A (ko)
JP (1) JPH0923013A (ko)
KR (1) KR0172548B1 (ko)
CN (1) CN1076520C (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0766424A (ja) 1993-08-20 1995-03-10 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
US5899712A (en) * 1995-08-21 1999-05-04 Hyundai Electronics Industries Co., Ltd. Method for fabricating silicon-on-insulator device
US6093624A (en) * 1997-12-23 2000-07-25 Philips Electronics North America Corporation Method of providing a gettering scheme in the manufacture of silicon-on-insulator (SOI) integrated circuits
US7625783B2 (en) * 2005-11-23 2009-12-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element and method for manufacturing the same
JP5751146B2 (ja) * 2011-11-24 2015-07-22 住友電気工業株式会社 半導体装置およびその製造方法
CN104362093B (zh) * 2014-10-14 2017-03-22 中国科学院上海微系统与信息技术研究所 一种soi器件结构及其制作方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5379383A (en) * 1976-12-24 1978-07-13 Toshiba Corp Production of semiconductor device
US4183134A (en) * 1977-02-15 1980-01-15 Westinghouse Electric Corp. High yield processing for silicon-on-sapphire CMOS integrated circuits
JPS5538066A (en) * 1978-09-12 1980-03-17 Chiyou Lsi Gijutsu Kenkyu Kumiai Preparation of semiconductor device
JPS5688354A (en) * 1979-12-20 1981-07-17 Toshiba Corp Semiconductor integrated circuit device
JPS5740954A (en) * 1980-08-26 1982-03-06 Nec Corp Manufacture of semiconductor device on insulating substrate
US4700454A (en) * 1985-11-04 1987-10-20 Intel Corporation Process for forming MOS transistor with buried oxide regions for insulation
JP2507567B2 (ja) * 1988-11-25 1996-06-12 三菱電機株式会社 絶縁体基板上の半導体層に形成されたｍｏｓ型電界効果トランジスタ
US4950618A (en) * 1989-04-14 1990-08-21 Texas Instruments, Incorporated Masking scheme for silicon dioxide mesa formation
JPH0637317A (ja) * 1990-04-11 1994-02-10 General Motors Corp <Gm> 薄膜トランジスタおよびその製造方法
JP3057792B2 (ja) * 1991-04-16 2000-07-04 セイコーエプソン株式会社 薄膜トランジスタの製造方法
US5283456A (en) * 1992-06-17 1994-02-01 International Business Machines Corporation Vertical gate transistor with low temperature epitaxial channel
JP2536426B2 (ja) * 1993-09-21 1996-09-18 日本電気株式会社 半導体装置の製造方法
JPH08162524A (ja) * 1994-11-30 1996-06-21 Fujitsu Ltd 半導体装置及びその製造方法
US5482871A (en) * 1994-04-15 1996-01-09 Texas Instruments Incorporated Method for forming a mesa-isolated SOI transistor having a split-process polysilicon gate
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition

Also Published As

Publication number Publication date
CN1076520C (zh) 2001-12-19
CN1152800A (zh) 1997-06-25
JPH0923013A (ja) 1997-01-21
KR0172548B1 (ko) 1999-02-01
US5726082A (en) 1998-03-10

Similar Documents

Publication Publication Date Title
US4258465A (en) Method for fabrication of offset gate MIS device
KR960036040A (ko) 강유전체 메모리 장치 및 그 제조방법
KR960012539A (ko) 반도체장치 및 그 제조방법
KR0164079B1 (ko) 반도체 소자 및 그 제조방법
KR970003688A (ko) 반도체 소자의 트랜지스터 제조방법
KR970024305A (ko) 액정표시장치용 박막 트랜지스터 기판의 제조방법
KR970004079A (ko) 반도체소자 및 그 제조방법
KR960014720B1 (ko) 폴리 사이드 구조를 갖는 게이트 전극 형성 방법
JP3312683B2 (ja) Ｍｏｓ型半導体装置とその製造方法
KR960019768A (ko) 트랜지스터 제조방법
KR100252767B1 (ko) 반도체장치 및 그제조방법
KR100252904B1 (ko) 반도체 소자의 산화막 형성방법
KR960005998A (ko) 반도체 소자 및 그 제조방법
KR100252754B1 (ko) 박막트랜지스터 및 그 제조방법
KR100214077B1 (ko) 모스트랜지스터 및 그 제조방법
KR930001290B1 (ko) 고 접합파괴전압을 갖는 모오스 트랜지스터 및 그 제조방법
KR100399965B1 (ko) 반도체 장치의 전하저장 전극 콘택 형성방법
KR910007104A (ko) 자기정렬콘택(Self-Aligned Contact) 형성방법
KR970008644A (ko) 고전압용 모스 트랜지스터 및 그 제조방법
KR970030794A (ko) 씨모스 트랜지스터 및 그 제조방법
KR950034463A (ko) 모스 전계효과 트랜지스터 및 그 제조방법
KR970004037A (ko) 반도체 소자의 트랜지스터 제조방법
JPH04240731A (ja) 半導体装置の製造方法
KR960015813A (ko) 모스펫 형성방법
KR970003788A (ko) 반도체 소자의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110923

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20120921

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee