CN105514111B - 非挥发性存储器 - Google Patents
非挥发性存储器 Download PDFInfo
- Publication number
- CN105514111B CN105514111B CN201510620869.0A CN201510620869A CN105514111B CN 105514111 B CN105514111 B CN 105514111B CN 201510620869 A CN201510620869 A CN 201510620869A CN 105514111 B CN105514111 B CN 105514111B
- Authority
- CN
- China
- Prior art keywords
- floating grid
- doped region
- transistor
- well region
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000007667 floating Methods 0.000 claims abstract description 108
- 239000000758 substrate Substances 0.000 claims abstract description 56
- 239000003990 capacitor Substances 0.000 claims description 56
- 238000000034 method Methods 0.000 description 27
- 239000000463 material Substances 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 230000015654 memory Effects 0.000 description 10
- 238000002955 isolation Methods 0.000 description 7
- 230000012447 hatching Effects 0.000 description 6
- 239000000377 silicon dioxide Substances 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 239000004411 aluminium Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000003694 hair properties Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/14—Word line organisation; Word line lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/62—Protection against overvoltage, e.g. fuses, shunts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/868—PIN diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/18—Peripheral circuit regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/50—Peripheral circuit region structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/70—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the floating gate being an electrode shared by two or more components
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
本发明公开一种非挥发性存储器,包括基底、浮置栅极晶体管、选择晶体管与应力释放晶体管。浮置栅极晶体管、选择晶体管与应力释放晶体管设置于基底上且彼此串接。应力释放晶体管位于浮置栅极晶体管与选择晶体管之间。所述非挥发性存储器可有效地降低选择晶体管所承受到的应力。
Description
技术领域
本发明涉及一种存储器,且特别是涉及一种非挥发性存储器。
背景技术
当半导体进入深次微米(Deep Sub-Micron)的制作工艺时,元件的尺寸逐渐缩小,对于存储器元件而言,也就是代表存储单元尺寸愈来愈小。另一方面,随着信息电子产品需要处理、存储的数据日益增加,在这些信息电子产品中所需的存储器容量也就愈来愈大。对于这种尺寸变小而存储器容量却需要增加的情形,如何制造尺寸缩小、高集成度,又能兼顾其品质的存储器元件是产业的一致目标。
非挥发性存储器元件由于具有使存入的数据在断电后也不会消失的优点,所以已成为个人电脑和电子设备所广泛采用的一种存储器元件。
一种现有的非挥发性存储器,由选择晶体管与浮置栅极晶体管所构成。由于只需要形成一层多晶硅,因此此种非挥发性存储器的制作工艺可以与互补式金属氧化物半导体晶体管的制作工艺整合在一起,而能够减少制造成本。
然而,在现有的非挥发性存储器中,一般是采用输入输出元件来作为选择晶体管,因此无法以低电力(low power)与高速(high speed)的方式进行操作非挥发性存储器。
此外,若为了达成低电力与高速操作,而采用逻辑元件(core device)来作为选择晶体管,则在对非挥发性存储器进行程式化操作与抹除操作时,会对导致选择晶体管承受过大应力(stress),而造成氧化层击穿(oxide breakdown)的情况。
发明内容
本发明的目的在于提供一种非挥发性存储器,其可有效地降低选择晶体管所承受到的应力。
为达上述目的,本发明提出一种非挥发性存储器,包括基底、浮置栅极晶体管、选择晶体管与应力释放晶体管。浮置栅极晶体管、选择晶体管与应力释放晶体管设置于基底上且彼此串接。应力释放晶体管位于浮置栅极晶体管与选择晶体管之间。
依照本发明的一实施例所述,在非挥发性存储器中,浮置栅极晶体管、选择晶体管与应力释放晶体管例如是通过共用掺杂区而进行串接。
依照本发明的一实施例所述,在非挥发性存储器中,浮置栅极晶体管包括浮置栅极、第一掺杂区、第二掺杂区与第一介电层。浮置栅极设置于基底上。第一掺杂区与第二掺杂区分别设置于浮置栅极两侧的基底中。第一介电层设置于浮置栅极与基底之间。选择晶体管包括选择栅极、第三掺杂区、第四掺杂区与第二介电层。选择栅极设置于基底上。第三掺杂区与第四掺杂区分别设置于选择栅极两侧的基底中。第二介电层设置于选择栅极与基底之间。应力释放晶体管包括应力释放栅极、第二掺杂区、第三掺杂区与第三介电层。应力释放栅极设置于基底上。第二掺杂区位于浮置栅极与应力释放栅极之间,且第三掺杂区位于选择栅极与应力释放栅极之间。第三介电层设置于应力释放栅极与基底之间。
依照本发明的一实施例所述,在非挥发性存储器中,应力释放栅极下方的通道长度例如是小于输入输出元件(I/O device)的设计规则(design rule)的最小通道长度。
依照本发明的一实施例所述,在非挥发性存储器中,第一介电层的厚度例如是大于第二介电层的厚度。
依照本发明的一实施例所述,在非挥发性存储器中,第三介电层的厚度例如是大于第二介电层的厚度。
依照本发明的一实施例所述,在非挥发性存储器中,第二掺杂区与第三掺杂区例如是浮置掺杂区。
依照本发明的一实施例所述,在非挥发性存储器中,第一掺杂区至第四掺杂区例如是相同的导电型。
依照本发明的一实施例所述,在非挥发性存储器中,还可包括至少一第一阱区,设置于基底中。第一掺杂区至第四掺杂区位于第一阱区中。
依照本发明的一实施例所述,在非挥发性存储器中,第一掺杂区至第四掺杂区的导电型例如是不同于第一阱区的导电型。
依照本发明的一实施例所述,在非挥发性存储器中,还可包括第一电容器与第二电容器。第一电容器、第二电容器与浮置栅极晶体管分离设置且彼此耦接。
依照本发明的一实施例所述,在非挥发性存储器中,第一电容器、第二电容器与浮置栅极晶体管例如是通过共用浮置栅极而进行耦接。
依照本发明的一实施例所述,在非挥发性存储器中,第一电容器包括浮置栅极、至少一第五掺杂区与第四介电层。第五掺杂区设置于浮置栅极两侧的基底中。第四介电层设置于浮置栅极与基底之间。第二电容器包括浮置栅极、至少一第六掺杂区与第五介电层。第六掺杂区设置于浮置栅极两侧的基底中。第五介电层设置于浮置栅极与基底之间。
依照本发明的一实施例所述,在非挥发性存储器中,第四介电层的厚度与第五介电层的厚度例如是分别大于第二介电层的厚度。
依照本发明的一实施例所述,在非挥发性存储器中,还可包括第二阱区与第三阱区。第二阱区设置于基底中。第五掺杂区位于第二阱区中。第三阱区设置于基底中。第六掺杂区位于第三阱区中。
依照本发明的一实施例所述,在非挥发性存储器中,当第一阱区、第二阱区与第三阱区中的相邻两个同为第一导电型时,第一阱区、第二阱区与第三阱区中的同为第一导电型的相邻两个彼此之间例如是分离设置。
依照本发明的一实施例所述,在非挥发性存储器中,在第一阱区、第二阱区与第三阱区中的同为第一导电型的相邻两个之间还可包括具有第二导电型的第四阱区,其中第二导电型与第一导电型为不同导电型。
依照本发明的一实施例所述,在非挥发性存储器中,当第一阱区、第二阱区与第三阱区中的相邻两个为不同导电型时,第一阱区、第二阱区与第三阱区中的不同导电型的相邻两个例如是分离设置或彼此连接。
依照本发明的一实施例所述,在非挥发性存储器中,第二电容器中的浮置栅极的面积例如是大于浮置栅极晶体管中的浮置栅极的面积与第一电容器中的浮置栅极的面积。
依照本发明的一实施例所述,在非挥发性存储器中,浮置栅极晶体管中的浮置栅极的面积例如是大于第一电容器中的浮置栅极的面积。
基于上述,在本发明所提出的非挥发性存储器,由于在浮置栅极晶体管与选择晶体管之间具有应力释放晶体管,因此在对非挥发性存储器进行程式化操作与抹除操作时,可降低选择晶体管所承受到的应力。如此一来,即便是在采用逻辑元件作为选择晶体管来达成低电力与高速操作的情况下,也不会使得选择晶体管产生氧化层击穿的问题。
为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合所附的附图作详细说明如下。
附图说明
图1为本发明一实施例的非挥发性存储器的上视图;
图2A为沿着图1中I-I’剖面线的剖视图;
图2B为沿着图1中II-II’剖面线的剖视图;
图2C为沿着图1中III-III’剖面线的剖视图;
图3为本发明另一实施例的非挥发性存储器的上视图。
符号说明
10、20:非挥发性存储器
100:基底
102:浮置栅极晶体管
104:选择晶体管
106:应力释放晶体管
108:浮置栅极
110、112、118、120、140、142、146、148、151、152:掺杂区
114、122、126、134、144、150:介电层
116:选择栅极
124:应力释放栅极
128、154、156、158:阱区
130、132、162、164、166:接触窗
136、136a、138、138a:电容器
160:隔离结构
具体实施方式
图1为本发明一实施例的非挥发性存储器的上视图。在图1中,为了清楚描述非挥发性存储器的结构,省略绘示隔离结构与介电层。图2A为沿着图1中I-I’剖面线的剖视图。图2B为沿着图1中II-II’剖面线的剖视图。图2C为沿着图1中III-III’剖面线的剖视图。
请同时参照图1与图2B,非挥发性存储器10包括基底100、浮置栅极晶体管102、选择晶体管104与应力释放晶体管106。浮置栅极晶体管102、选择晶体管104与应力释放晶体管106设置于基底100上且彼此串接。应力释放晶体管106位于浮置栅极晶体管102与选择晶体管104之间,因此可通过应力释放晶体管106来降低在对非挥发性存储器10进行操作时选择晶体管104所承受的应力。浮置栅极晶体管102、选择晶体管104与应力释放晶体管106例如是通过共用掺杂区而进行串接。
浮置栅极晶体管102包括浮置栅极108、掺杂区110、掺杂区112与介电层114。浮置栅极108设置于基底100上。在进行程式化操作时,电子会进入浮置栅极晶体管102中的浮置栅极108进行存储。浮置栅极108的材料例如是掺杂多晶硅等导体材料。浮置栅极108的形成方法例如是化学气相沉积法。
掺杂区110与掺杂区112分别设置于浮置栅极108两侧的基底100中。掺杂区110与掺杂区112例如是相同的导电型,分别可为N型掺杂区或P型掺杂区。掺杂区110与掺杂区112的形成方法例如是离子注入法。
介电层114设置于浮置栅极108与基底100之间。介电层114的材料例如是氧化硅。介电层114的形成方法例如是热氧化法或化学气相沉积法。
选择晶体管104包括选择栅极116、掺杂区118、掺杂区120与介电层122。选择栅极116设置于基底100上。选择栅极116的材料例如是掺杂多晶硅等导体材料。选择栅极116的形成方法例如是化学气相沉积法。
掺杂区118与掺杂区120分别设置于选择栅极116两侧的基底100中。掺杂区118与掺杂区120例如是相同的导电型,分别可为N型掺杂区或P型掺杂区。掺杂区118与掺杂区120的形成方法例如是离子注入法。此外,掺杂区110、112、118、120例如是相同的导电型。
介电层122设置于选择栅极116与基底100之间。介电层114的厚度例如是大于介电层122的厚度。介电层122的材料例如是氧化硅。介电层122的形成方法例如是热氧化法或化学气相沉积法。
应力释放晶体管106包括应力释放栅极124、掺杂区112、掺杂区118与介电层126,可用以释放传送到选择晶体管104的部分应力,而降低选择晶体管104所承受的应力。应力释放栅极124设置于基底100上。应力释放栅极124下方的通道长度例如是小于输入输出元件的设计规则的最小通道长度,而在掺杂区112与掺杂区118之间产生短通道效应,进而可使得应力释放晶体管106的临界电压(threshold voltage,Vt)小于一般输入输出元件的临界电压。在一实施例中,应力释放晶体管106的临界电压可为0。应力释放栅极124的材料例如是掺杂多晶硅等导体材料。应力释放栅极124的形成方法例如是化学气相沉积法。
掺杂区112位于浮置栅极108与应力释放栅极124之间,而使得应力释放晶体管106与浮置栅极晶体管102可共用掺杂区112。此外,掺杂区118位于选择栅极116与应力释放栅极124之间,而使得应力释放晶体管106与选择晶体管104可共用掺杂区118。掺杂区112与掺杂区118例如是浮置掺杂区。
介电层126设置于应力释放栅极124与基底100之间。介电层126的厚度例如是大于介电层122的厚度。介电层126的材料例如是氧化硅。介电层126的形成方法例如是热氧化法或化学气相沉积法。
非挥发性存储器10还可包括至少一阱区128,设置于基底100中。掺杂区110、112、118、120位于阱区128中。阱区128可为N型阱区或P型阱区。阱区128的形成方法例如是离子注入法。掺杂区110、112、118、120的导电型例如是不同于阱区128的导电型。在此实施例中,非挥发性存储器10是以具有一个阱区128为例来进行说明,亦即浮置栅极晶体管102、选择晶体管104与应力释放晶体管106均位于同一个阱区128中,但本发明并不限于此。在其他实施例中,由于逻辑元件的阱区与输入输出元件的阱区也可分开制作,因此当采用逻辑元件作为选择晶体管104,且采用输入输出元件作为浮置栅极晶体管102与应力释放晶体管106时,选择晶体管104的阱区与浮置栅极晶体管102与应力释放晶体管106的阱区也可为不同阱区。
非挥发性存储器10还可包括接触窗130与接触窗132,设置于介电层134中,且分别连接至掺杂区110与掺杂区120,而分别将掺杂区110与掺杂区120耦接至外部电源或外部电路。接触窗130与接触窗132的材料例如是钨、铜或铝。接触窗130与接触窗132的形成方法例如是物理气相沉积法。
请同时参照图1、图2A至图2C,非挥发性存储器10还可包括电容器136与电容器138。电容器136、电容器138与浮置栅极晶体管102分离设置且彼此耦接。电容器136、电容器138与浮置栅极晶体管102例如是通过共用浮置栅极108而进行耦接。电容器138中的浮置栅极108的面积例如是大于浮置栅极晶体管102中的浮置栅极108的面积与电容器136中的浮置栅极108的面积。浮置栅极晶体管102中的浮置栅极108的面积例如是大于电容器136中的浮置栅极108的面积。
在此实施例中,电容器136与电容器138是以位于浮置栅极晶体管102的两侧为例来进行说明,然而本发明并不以此为限,只要电容器136、电容器138与浮置栅极晶体管102彼此耦接即属于本发明所保护的范围。举例来说,也可采用将浮置栅极晶体管102与电容器136设置于电容器138的两侧的配置方式。
电容器136包括浮置栅极108、掺杂区140、掺杂区142与介电层144。电容器136中的浮置栅极108可作为抹除栅极(erase gate)使用。在进行抹除操作时,电子可从电容器136中的浮置栅极108移出。
掺杂区140与掺杂区142设置于浮置栅极108两侧的基底100中。掺杂区140与掺杂区142可为相同或不同的导电型,分别可为N型掺杂区或P型掺杂区。掺杂区140与掺杂区142的形成方法例如是离子注入法。
介电层144设置于浮置栅极108与基底100之间。介电层144的厚度例如是大于介电层122的厚度。介电层144的材料例如是氧化硅。介电层144的形成方法例如是热氧化法或化学气相沉积法。
电容器138包括浮置栅极108、掺杂区146与介电层150。电容器138中的浮置栅极108可作为耦合栅极(coupling gate)使用。在对非挥发性存储器10进行操作时,电容器138中的浮置栅极108可用以提供正确的电压。
掺杂区146设置于浮置栅极108两侧的基底100中。在此实施例中,掺杂区146围绕电容器138的浮置栅极108,而位于浮置栅极108两侧。掺杂区146可为N型掺杂区或P型掺杂区。
介电层150设置于浮置栅极108与基底100之间。介电层150的厚度例如是大于介电层122的厚度。介电层150的材料例如是氧化硅。介电层150的形成方法例如是热氧化法或化学气相沉积法。
非挥发性存储器10还可包括阱区154与阱区156。阱区154设置于基底100中。掺杂区140与掺杂区142位于阱区154中。阱区156设置于基底100中。掺杂区146位于阱区156中。阱区154与阱区156分别可为N型阱区或P型阱区。阱区154与阱区156的形成方法例如是离子注入法。
当阱区128、阱区154与阱区156中的相邻两个同为第一导电型时,阱区128、阱区154与阱区156中的同为第一导电型的相邻两个彼此之间例如是分离设置。此外,非挥发性存储器10在阱区128、阱区154与阱区156中的同为第一导电型的相邻两个之间还可包括具有第二导电型的阱区158,其中第二导电型与第一导电型为不同导电型。当阱区128、阱区154与阱区156中的相邻两个为不同导电型时,阱区128、阱区154与阱区156中的不同导电型的相邻两个可为分离设置或彼此连接。在此实施例中,阱区128、阱区154与阱区156是以相同导电型为例来进行说明。
非挥发性存储器10还可包括隔离结构160。隔离结构160可设置于阱区128、阱区154与阱区156外部的基底100中。隔离结构160例如是浅沟渠隔离结构。隔离结构160的材料例如是氧化硅。
非挥发性存储器10还可包括接触窗162、接触窗164与接触窗166,设置于介电层134中,且分别连接至掺杂区140、掺杂区142与掺杂区146,而分别将掺杂区140、掺杂区142与掺杂区146耦接至外部电源或外部电路。接触窗162、接触窗164与接触窗166的材料例如是钨、铜或铝。接触窗162、接触窗164与接触窗166形成方法例如是物理气相沉积法。
图3为本发明另一实施例的非挥发性存储器的上视图。
请同时参照图1与图3,图3的非挥发性存储器20与图1的非挥发性存储器10的差异如下。非挥发性存储器10的电容器136包括两个掺杂区(140、142),然而非挥发性存储器20的电容器136a仅具有设置于基底100中的单一个掺杂区148,且电容器136a的浮置栅极108的一端位于掺杂区148中。掺杂区148围绕电容器136a的浮置栅极108,而位于浮置栅极108两侧。此外,非挥发性存储器10的电容器138包括单一个掺杂区146,然而非挥发性存储器20的电容器138a包括掺杂区151、152。掺杂区151、152设置于电容器138a的浮置栅极108两侧的基底100中。在非挥发性存储器20与非挥发性存储器10中相同的构件使用相同的标号表示,故于此不再赘述。
由上述实施例可知,在此技术领域具有通常知识者可依照产品设计需求而调整电容器136、138、136a、138a的掺杂区的数量与型态。举例来说,可将非挥发性存储器10中具有两个掺杂区(140、142)的电容器136的设计变更为如同非挥发性存储器20中具有单一个掺杂区(148)的电容器136a的设计。此外,也可将非挥发性存储器20中具有单一个掺杂区(148)的电容器136a的设计变更为如同非挥发性存储器10中具有两个掺杂区(140、142)的电容器136的设计。
综上所述,在非挥发性存储器10中,由于在浮置栅极晶体管102与选择晶体管104之间具有应力释放晶体管106,因此在对非挥发性存储器10进行程式化操作与抹除操作时,可降低选择晶体管104所承受到的应力。如此一来,即便是在采用逻辑元件作为选择晶体管104来达成低电力与高速操作的情况下,也不会使得选择晶体管104产生氧化层击穿的问题。
虽然结合以上实施例公开了本发明,然而其并非用以限定本发明,任何所属技术领域中具有通常知识者,在不脱离本发明的精神和范围内,可作些许的更动与润饰,故本发明的保护范围应当以附上的权利要求所界定的为准。
Claims (16)
1.一种非挥发性存储器,包括:
基底;
浮置栅极晶体管、选择晶体管与应力释放晶体管,设置于所述基底上且彼此串接,其中所述应力释放晶体管位于所述浮置栅极晶体管与所述选择晶体管之间,
所述浮置栅极晶体管包括:
浮置栅极,设置于所述基底上;
第一掺杂区与第二掺杂区,分别设置于所述浮置栅极两侧的所述基底中;以及
第一介电层,设置于所述浮置栅极与所述基底之间,
所述选择晶体管包括:
选择栅极,设置于所述基底上;
第三掺杂区与第四掺杂区,分别设置于所述选择栅极两侧的所述基底中;以及
第二介电层,设置于所述选择栅极与所述基底之间,
所述应力释放晶体管包括:
应力释放栅极,设置于所述基底上;
所述第二掺杂区与所述第三掺杂区,其中所述第二掺杂区位于所述浮置栅极与所述应力释放栅极之间,且所述第三掺杂区位于所述选择栅极与所述应力释放栅极之间;以及
第三介电层,设置于所述应力释放栅极与所述基底之间;
至少一第一阱区,设置于所述基底中,其中所述第一掺杂区至第四掺杂区位于所述至少一第一阱区中;以及
第一电容器与第二电容器,其中所述第一电容器、所述第二电容器与所述浮置栅极晶体管分离设置且彼此耦接,
所述第一电容器包括:
所述浮置栅极;
至少一第五掺杂区,设置于所述浮置栅极两侧的所述基底中;以及
第四介电层,设置于所述浮置栅极与所述基底之间,
所述第二电容器包括:
所述浮置栅极;
至少一第六掺杂区,设置于所述浮置栅极两侧的所述基底中;以及
第五介电层,设置于所述浮置栅极与所述基底之间。
2.根据权利要求1所述的非挥发性存储器,其中所述浮置栅极晶体管、所述选择晶体管与所述应力释放晶体管通过共用掺杂区而进行串接。
3.根据权利要求1所述的非挥发性存储器,其中所述应力释放栅极下方的通道长度小于输入输出元件的设计规则的最小通道长度。
4.根据权利要求1所述的非挥发性存储器,其中所述第一介电层的厚度大于所述第二介电层的厚度。
5.根据权利要求1所述的非挥发性存储器,其中所述第三介电层的厚度大于所述第二介电层的厚度。
6.根据权利要求1所述的非挥发性存储器,其中所述第二掺杂区与所述第三掺杂区为浮置掺杂区。
7.根据权利要求1所述的非挥发性存储器,其中所述第一掺杂区至第四掺杂区为相同的导电型。
8.根据权利要求1所述的非挥发性存储器,其中所述第一掺杂区至第四掺杂区的导电型不同于所述至少一第一阱区的导电型。
9.根据权利要求1所述的非挥发性存储器,其中所述第一电容器、所述第二电容器与所述浮置栅极晶体管通过共用所述浮置栅极而进行耦接。
10.根据权利要求1所述的非挥发性存储器,其中所述第四介电层的厚度与所述第五介电层的厚度分别大于所述第二介电层的厚度。
11.根据权利要求1所述的非挥发性存储器,还包括:
第二阱区,设置于所述基底中,其中所述至少一第五掺杂区位于所述第二阱区中;以及
第三阱区,设置于所述基底中,其中所述至少一第六掺杂区位于所述第三阱区中。
12.根据权利要求11所述的非挥发性存储器,其中当所述至少一第一阱区、所述第二阱区与所述第三阱区中的相邻两个同为第一导电型时,所述至少一第一阱区、所述第二阱区与所述第三阱区中的同为所述第一导电型的相邻两个彼此之间分离设置。
13.根据权利要求12所述的非挥发性存储器,在所述至少一第一阱区、所述第二阱区与所述第三阱区中的同为所述第一导电型的相邻两个之间还包括具有第二导电型的第四阱区,其中所述第二导电型与所述第一导电型为不同导电型。
14.根据权利要求11所述的非挥发性存储器,其中当所述至少一第一阱区、所述第二阱区与所述第三阱区中的相邻两个为不同导电型时,所述至少一第一阱区、所述第二阱区与所述第三阱区中的不同导电型的相邻两个分离设置或彼此连接。
15.根据权利要求1所述的非挥发性存储器,其中所述第二电容器中的所述浮置栅极的面积大于所述浮置栅极晶体管中的所述浮置栅极的面积与所述第一电容器中的所述浮置栅极的面积。
16.根据权利要求1所述的非挥发性存储器,其中所述浮置栅极晶体管中的所述浮置栅极的面积大于所述第一电容器中的所述浮置栅极的面积。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462063410P | 2014-10-14 | 2014-10-14 | |
US62/063,410 | 2014-10-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105514111A CN105514111A (zh) | 2016-04-20 |
CN105514111B true CN105514111B (zh) | 2018-11-09 |
Family
ID=54256665
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510621185.2A Pending CN105514112A (zh) | 2014-10-14 | 2015-09-25 | 一次可编程非挥发性存储器 |
CN201510620869.0A Active CN105514111B (zh) | 2014-10-14 | 2015-09-25 | 非挥发性存储器 |
CN201510657450.2A Active CN105513643B (zh) | 2014-10-14 | 2015-10-13 | 存储器单元及存储器阵列 |
CN201610076550.0A Active CN106571161B (zh) | 2014-10-14 | 2016-02-03 | 存储阵列 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510621185.2A Pending CN105514112A (zh) | 2014-10-14 | 2015-09-25 | 一次可编程非挥发性存储器 |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510657450.2A Active CN105513643B (zh) | 2014-10-14 | 2015-10-13 | 存储器单元及存储器阵列 |
CN201610076550.0A Active CN106571161B (zh) | 2014-10-14 | 2016-02-03 | 存储阵列 |
Country Status (5)
Country | Link |
---|---|
US (4) | US9362001B2 (zh) |
EP (2) | EP3018657B1 (zh) |
JP (2) | JP6141923B2 (zh) |
CN (4) | CN105514112A (zh) |
TW (4) | TWI605547B (zh) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI588992B (zh) * | 2015-01-13 | 2017-06-21 | Xinnova Tech Ltd | Non-volatile memory components and methods of making the same |
TWI606551B (zh) * | 2015-02-16 | 2017-11-21 | Xinnova Tech Ltd | Non-volatile memory device method |
TWI578325B (zh) * | 2015-08-18 | 2017-04-11 | 力旺電子股份有限公司 | 反熔絲型一次編程的記憶胞及其相關的陣列結構 |
US9620176B2 (en) * | 2015-09-10 | 2017-04-11 | Ememory Technology Inc. | One-time programmable memory array having small chip area |
US10020304B2 (en) * | 2015-11-16 | 2018-07-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor, semiconductor device and fabricating method thereof |
JP6200983B2 (ja) * | 2016-01-25 | 2017-09-20 | 力旺電子股▲ふん▼有限公司eMemory Technology Inc. | ワンタイムプログラマブルメモリセル、該メモリセルを含むメモリアレイのプログラム方法及び読み込み方法 |
JP6608312B2 (ja) * | 2016-03-08 | 2019-11-20 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US9773792B1 (en) * | 2016-03-25 | 2017-09-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | One-time programming cell |
EP3282450B1 (en) * | 2016-08-11 | 2020-04-08 | eMemory Technology Inc. | Memory system with small size antifuse circuit capable of boosting voltage |
JP6545649B2 (ja) * | 2016-09-16 | 2019-07-17 | 東芝メモリ株式会社 | メモリデバイス |
US10283511B2 (en) * | 2016-10-12 | 2019-05-07 | Ememory Technology Inc. | Non-volatile memory |
TWI588943B (zh) * | 2016-10-19 | 2017-06-21 | 力旺電子股份有限公司 | 非揮發性記憶體 |
US9882566B1 (en) * | 2017-01-10 | 2018-01-30 | Ememory Technology Inc. | Driving circuit for non-volatile memory |
US10276239B2 (en) * | 2017-04-27 | 2019-04-30 | Ememory Technology Inc. | Memory cell and associated array structure |
US10090309B1 (en) | 2017-04-27 | 2018-10-02 | Ememory Technology Inc. | Nonvolatile memory cell capable of improving program performance |
CN109256170B (zh) * | 2017-07-12 | 2020-09-15 | 联华电子股份有限公司 | 存储单元及存储阵列 |
JP7052611B2 (ja) * | 2018-07-13 | 2022-04-12 | 株式会社ダイフク | 物品仕分け設備 |
US10685727B2 (en) | 2018-08-10 | 2020-06-16 | Ememory Technology Inc. | Level shifter |
US10847236B2 (en) * | 2018-10-17 | 2020-11-24 | Ememory Technology Inc. | Memory cell with a sensing control circuit |
US10991430B2 (en) * | 2018-12-19 | 2021-04-27 | Ememory Technology Inc. | Non-volatile memory cell compliant to a near memory computation system |
CN111933193B (zh) | 2019-05-13 | 2022-08-02 | 力旺电子股份有限公司 | 非易失性存储器及其相关存储器区块 |
US11424257B2 (en) * | 2019-10-15 | 2022-08-23 | Ememory Technology Inc. | Method for manufacturing semiconductor structure and capable of controlling thicknesses of oxide layers |
US11074985B1 (en) | 2020-02-25 | 2021-07-27 | HeFeChip Corporation Limited | One-time programmable memory device and method for operating the same |
US11152381B1 (en) | 2020-04-13 | 2021-10-19 | HeFeChip Corporation Limited | MOS transistor having lower gate-to-source/drain breakdown voltage and one-time programmable memory device using the same |
US11114140B1 (en) * | 2020-04-23 | 2021-09-07 | HeFeChip Corporation Limited | One time programmable (OTP) bits for physically unclonable functions |
US11437082B2 (en) * | 2020-05-17 | 2022-09-06 | HeFeChip Corporation Limited | Physically unclonable function circuit having lower gate-to-source/drain breakdown voltage |
US11653496B2 (en) * | 2020-09-25 | 2023-05-16 | Intel Corporation | Asymmetric junctions of high voltage transistor in NAND flash memory |
CN117854565A (zh) * | 2022-09-29 | 2024-04-09 | 长鑫存储技术有限公司 | 反熔丝电路、结构、阵列、编程方法及存储器 |
CN116566373B (zh) * | 2023-07-10 | 2023-09-12 | 中国电子科技集团公司第五十八研究所 | 一种高可靠抗辐射反熔丝开关单元结构 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6044017A (en) * | 1997-05-19 | 2000-03-28 | Samsung Electronics, Co., Ltd. | Flash memory device |
Family Cites Families (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5313420A (en) | 1987-04-24 | 1994-05-17 | Kabushiki Kaisha Toshiba | Programmable semiconductor memory |
US6345000B1 (en) * | 1997-04-16 | 2002-02-05 | Sandisk Corporation | Flash memory permitting simultaneous read/write and erase operations in a single memory array |
TW350955B (en) * | 1997-12-19 | 1999-01-21 | Macronix Int Co Ltd | Apparatus and method of etching simulation grounding EPROM array unit without interfering adjacent units |
EP0936629B1 (de) * | 1998-02-12 | 2006-09-13 | Infineon Technologies AG | EEPROM und Verfahren zur Ansteuerung eines EEPROM |
US6157568A (en) | 1998-12-23 | 2000-12-05 | Vantis Corporation | Avalanche programmed floating gate memory cell structure with program element in first polysilicon layer |
JP4530464B2 (ja) | 2000-03-09 | 2010-08-25 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
AU8835101A (en) * | 2000-08-22 | 2002-03-04 | Orthodyne Inc | Intramedullary canal diameter reducer background of the invention |
TW447072B (en) * | 2000-10-09 | 2001-07-21 | Vanguard Int Semiconduct Corp | Manufacturing method for the capacitor of semiconductor integrated circuit |
US6628550B1 (en) * | 2002-06-14 | 2003-09-30 | Powerchip Semiconductor Corp. | Structure, fabrication and operation method of flash memory device |
US6819594B2 (en) * | 2003-01-06 | 2004-11-16 | Ememory Technology Inc. | Electrically erasable programmable logic device |
KR100500579B1 (ko) * | 2003-06-28 | 2005-07-12 | 한국과학기술원 | 씨모스 게이트 산화물 안티퓨즈를 이용한 3-트랜지스터한번 프로그램 가능한 롬 |
US6992929B2 (en) * | 2004-03-17 | 2006-01-31 | Actrans System Incorporation, Usa | Self-aligned split-gate NAND flash memory and fabrication process |
US7102951B2 (en) * | 2004-11-01 | 2006-09-05 | Intel Corporation | OTP antifuse cell and cell array |
US20060203591A1 (en) * | 2005-03-11 | 2006-09-14 | Lee Dong K | One time programmable read-only memory comprised of fuse and two selection transistors |
US7263001B2 (en) | 2005-03-17 | 2007-08-28 | Impinj, Inc. | Compact non-volatile memory cell and array system |
US7232711B2 (en) * | 2005-05-24 | 2007-06-19 | International Business Machines Corporation | Method and structure to prevent circuit network charging during fabrication of integrated circuits |
US7253496B2 (en) * | 2005-06-28 | 2007-08-07 | Cypress Semiconductor Corporation | Antifuse circuit with current regulator for controlling programming current |
TWI269411B (en) * | 2005-08-08 | 2006-12-21 | Powerchip Semiconductor Corp | Fabricating method of flash memory |
US7239558B1 (en) | 2005-09-26 | 2007-07-03 | National Semiconductor Corporation | Method of hot electron injection programming of a non-volatile memory (NVM) cell array in a single cycle |
US7326994B2 (en) | 2005-10-12 | 2008-02-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Logic compatible non-volatile memory cell |
US7173851B1 (en) | 2005-10-18 | 2007-02-06 | Kilopass Technology, Inc. | 3.5 transistor non-volatile memory cell using gate breakdown phenomena |
US7671401B2 (en) * | 2005-10-28 | 2010-03-02 | Mosys, Inc. | Non-volatile memory in CMOS logic process |
US7951669B2 (en) * | 2006-04-13 | 2011-05-31 | Sandisk Corporation | Methods of making flash memory cell arrays having dual control gates per memory cell charge storage element |
JP5082334B2 (ja) * | 2006-08-18 | 2012-11-28 | 富士通セミコンダクター株式会社 | 電気ヒューズ回路、メモリ装置及び電子部品 |
JP4818024B2 (ja) * | 2006-08-23 | 2011-11-16 | 株式会社東芝 | 半導体記憶装置 |
US7593248B2 (en) | 2006-11-16 | 2009-09-22 | Aptina Imaging Corporation | Method, apparatus and system providing a one-time programmable memory device |
JP4921986B2 (ja) | 2007-01-09 | 2012-04-25 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US7663916B2 (en) * | 2007-04-16 | 2010-02-16 | Taiwan Semicondcutor Manufacturing Company, Ltd. | Logic compatible arrays and operations |
US20090040006A1 (en) * | 2007-08-08 | 2009-02-12 | International Business Machines Corporation | Electrical fuse with enhanced programming current divergence |
KR101219437B1 (ko) * | 2007-09-03 | 2013-01-11 | 삼성전자주식회사 | 전기적 퓨즈 소자 |
JP5265898B2 (ja) | 2007-09-25 | 2013-08-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US7968926B2 (en) * | 2007-12-19 | 2011-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Logic non-volatile memory cell with improved data retention ability |
US20090235040A1 (en) | 2008-03-14 | 2009-09-17 | Chilumula Ajaya K | Programmble memory appratus, systems, and methods |
JP5261003B2 (ja) * | 2008-03-31 | 2013-08-14 | ローム株式会社 | 半導体記憶装置 |
FR2929751A1 (fr) * | 2008-04-08 | 2009-10-09 | St Microelectronics Sa | Procede de programmation d'un dispositif de memoire du type programmable une fois et circuit integre incorporant un tel dispositif de memoire |
US20090279361A1 (en) * | 2008-05-06 | 2009-11-12 | Atmel Corporation | Addressable Memory Array |
US8563425B2 (en) * | 2009-06-01 | 2013-10-22 | Advanced Micro Devices | Selective local interconnect to gate in a self aligned local interconnect process |
US20110074538A1 (en) * | 2009-09-25 | 2011-03-31 | Kuei-Sheng Wu | Electrical fuse structure and method for fabricating the same |
JP5302157B2 (ja) * | 2009-10-05 | 2013-10-02 | ルネサスエレクトロニクス株式会社 | ワンタイム・プログラマブルセル回路及びこれを備える半導体集積回路 |
US8227890B2 (en) * | 2009-12-18 | 2012-07-24 | United Microelectronics Corporation | Method of forming an electrical fuse and a metal gate transistor and the related electrical fuse |
US8284600B1 (en) | 2010-02-08 | 2012-10-09 | National Semiconductor Corporation | 5-transistor non-volatile memory cell |
US8259518B2 (en) * | 2010-06-08 | 2012-09-04 | Sichuan Kiloway Electronics Inc. | Low voltage and low power memory cell based on nano current voltage divider controlled low voltage sense MOSFET |
US9042174B2 (en) * | 2010-06-17 | 2015-05-26 | Ememory Technology Inc. | Non-volatile memory cell |
US8958245B2 (en) * | 2010-06-17 | 2015-02-17 | Ememory Technology Inc. | Logic-based multiple time programming memory cell compatible with generic CMOS processes |
US8331126B2 (en) | 2010-06-28 | 2012-12-11 | Qualcomm Incorporated | Non-volatile memory with split write and read bitlines |
CN102339644B (zh) * | 2011-07-27 | 2014-12-24 | 聚辰半导体(上海)有限公司 | 存储器及其操作方法 |
US8923049B2 (en) * | 2011-09-09 | 2014-12-30 | Aplus Flash Technology, Inc | 1T1b and 2T2b flash-based, data-oriented EEPROM design |
US8724364B2 (en) | 2011-09-14 | 2014-05-13 | Semiconductor Components Industries, Llc | Electronic device including a nonvolatile memory structure having an antifuse component and a process of using the same |
US8530283B2 (en) | 2011-09-14 | 2013-09-10 | Semiconductor Components Industries, Llc | Process for forming an electronic device including a nonvolatile memory structure having an antifuse component |
WO2013081991A1 (en) | 2011-12-02 | 2013-06-06 | Board Of Trustees Of Michigan State University | Temperature compensation method for high-density floating-gate memory |
KR20130098643A (ko) * | 2012-02-28 | 2013-09-05 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것을 포함하는 임베디드 메모리 시스템 |
US8902641B2 (en) * | 2012-04-10 | 2014-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Adjusting reference resistances in determining MRAM resistance states |
JP2013246853A (ja) * | 2012-05-28 | 2013-12-09 | Ememory Technology Inc | 漏洩電流を低減させるための不揮発性メモリ装置のプログラム禁止方法 |
TWI485811B (zh) * | 2012-07-18 | 2015-05-21 | Maxchip Electronics Corp | 半導體結構的製造方法 |
KR20140046854A (ko) | 2012-10-11 | 2014-04-21 | 삼성전자주식회사 | Otp 셀 어레이를 구비하는 반도체 메모리 장치 |
US20140293673A1 (en) * | 2013-03-28 | 2014-10-02 | Ememory Technology Inc. | Nonvolatile memory cell structure and method for programming and reading the same |
US9281074B2 (en) * | 2013-05-16 | 2016-03-08 | Ememory Technology Inc. | One time programmable memory cell capable of reducing leakage current and preventing slow bit response |
-
2015
- 2015-07-14 US US14/798,478 patent/US9362001B2/en active Active
- 2015-08-07 JP JP2015156810A patent/JP6141923B2/ja active Active
- 2015-09-02 US US14/842,857 patent/US9508447B2/en active Active
- 2015-09-02 US US14/842,851 patent/US20160104712A1/en not_active Abandoned
- 2015-09-11 TW TW104130057A patent/TWI605547B/zh active
- 2015-09-11 TW TW104130070A patent/TWI575715B/zh active
- 2015-09-25 CN CN201510621185.2A patent/CN105514112A/zh active Pending
- 2015-09-25 CN CN201510620869.0A patent/CN105514111B/zh active Active
- 2015-10-05 EP EP15188302.2A patent/EP3018657B1/en active Active
- 2015-10-12 TW TW104133424A patent/TWI569145B/zh active
- 2015-10-13 CN CN201510657450.2A patent/CN105513643B/zh active Active
- 2015-10-13 US US14/881,177 patent/US9466392B2/en active Active
- 2015-11-11 JP JP2015221034A patent/JP6072196B1/ja active Active
- 2015-11-18 EP EP15195161.3A patent/EP3157013B1/en active Active
-
2016
- 2016-01-18 TW TW105101320A patent/TWI559140B/zh active
- 2016-02-03 CN CN201610076550.0A patent/CN106571161B/zh active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6044017A (en) * | 1997-05-19 | 2000-03-28 | Samsung Electronics, Co., Ltd. | Flash memory device |
Also Published As
Publication number | Publication date |
---|---|
TWI569145B (zh) | 2017-02-01 |
JP2017076450A (ja) | 2017-04-20 |
US9508447B2 (en) | 2016-11-29 |
CN105513643A (zh) | 2016-04-20 |
EP3018657B1 (en) | 2020-11-25 |
TW201614505A (en) | 2016-04-16 |
JP2016081554A (ja) | 2016-05-16 |
EP3157013A1 (en) | 2017-04-19 |
CN106571161A (zh) | 2017-04-19 |
US20160104537A1 (en) | 2016-04-14 |
CN106571161B (zh) | 2020-04-03 |
EP3018657A1 (en) | 2016-05-11 |
CN105514111A (zh) | 2016-04-20 |
US9362001B2 (en) | 2016-06-07 |
US20160104712A1 (en) | 2016-04-14 |
TWI575715B (zh) | 2017-03-21 |
JP6072196B1 (ja) | 2017-02-01 |
US20160104711A1 (en) | 2016-04-14 |
TW201614812A (en) | 2016-04-16 |
CN105513643B (zh) | 2019-10-18 |
TW201614773A (en) | 2016-04-16 |
TWI605547B (zh) | 2017-11-11 |
TWI559140B (zh) | 2016-11-21 |
CN105514112A (zh) | 2016-04-20 |
TW201714089A (zh) | 2017-04-16 |
JP6141923B2 (ja) | 2017-06-07 |
EP3157013B1 (en) | 2020-04-22 |
US20160104542A1 (en) | 2016-04-14 |
US9466392B2 (en) | 2016-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105514111B (zh) | 非挥发性存储器 | |
US10522459B2 (en) | Method for fabricating semiconductor device having buried metal line | |
US10204996B2 (en) | Metal-oxide-semiconductor transistor and method of forming gate layout | |
TWI714520B (zh) | 半導體元件 | |
CN102138211B (zh) | 用于包括双沟道晶体管的sram单元的本体触点 | |
CN103426928A (zh) | 半导体器件和该器件的制造方法 | |
US9437731B2 (en) | Semiconductor device having vertical channel, resistive memory device including the same, and method of manufacturing the same | |
US20170069741A1 (en) | Power semiconductor device | |
JP2014107569A (ja) | 半導体素子 | |
CN107039433A (zh) | 集成电路结构、半导体结构器件及其保护方法 | |
CN106328652A (zh) | 集成电路结构及其电性连接方法 | |
TWI697098B (zh) | 半導體裝置及其製造方法 | |
CN103296063A (zh) | 用于高电压mos晶体管的装置和方法 | |
US9935099B2 (en) | Semiconductor device | |
TWI587483B (zh) | 半導體裝置及其製造方法 | |
CN108666316A (zh) | 非挥发性存储器结构及防止其产生编程干扰的方法 | |
CN107978602A (zh) | 非挥发性存储器 | |
US9431289B2 (en) | Method and structure to reduce FET threshold voltage shift due to oxygen diffusion | |
US20090117700A1 (en) | Method for Manufacturing a Trench Power Transistor | |
CN106653755B (zh) | 静态随机存取存储器 | |
CN102800583A (zh) | 平面型功率mos晶体管及其制造方法 | |
Spessot et al. | Compact thermally stable high voltage FinFET with 40 nm tox and lateral break-down> 35 V for 3D NAND flash periphery application | |
US10014310B1 (en) | Memory cell structure and operation method thereof | |
Wu et al. | PSJ LDMOS with a VK dielectric layer | |
CN102800704A (zh) | 沟槽式mos晶体管及其制造方法、集成电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |