DE69328743D1 - Halbleiteranordnung - Google Patents

Halbleiteranordnung

Info

Publication number
DE69328743D1
DE69328743D1 DE69328743T DE69328743T DE69328743D1 DE 69328743 D1 DE69328743 D1 DE 69328743D1 DE 69328743 T DE69328743 T DE 69328743T DE 69328743 T DE69328743 T DE 69328743T DE 69328743 D1 DE69328743 D1 DE 69328743D1
Authority
DE
Germany
Prior art keywords
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69328743T
Other languages
English (en)
Other versions
DE69328743T2 (de
Inventor
Yasuo Yamaguchi
Tadashi Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE69328743D1 publication Critical patent/DE69328743D1/de
Application granted granted Critical
Publication of DE69328743T2 publication Critical patent/DE69328743T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
    • G11C5/146—Substrate bias generators
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0218—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of field effect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
DE69328743T 1992-03-30 1993-03-29 Halbleiteranordnung Expired - Fee Related DE69328743T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7418492 1992-03-30

Publications (2)

Publication Number Publication Date
DE69328743D1 true DE69328743D1 (de) 2000-06-29
DE69328743T2 DE69328743T2 (de) 2000-09-07

Family

ID=13539835

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69328743T Expired - Fee Related DE69328743T2 (de) 1992-03-30 1993-03-29 Halbleiteranordnung

Country Status (3)

Country Link
US (1) US5557231A (de)
EP (2) EP0564204A3 (de)
DE (1) DE69328743T2 (de)

Families Citing this family (143)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5614847A (en) 1992-04-14 1997-03-25 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
US5583457A (en) 1992-04-14 1996-12-10 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
JP3085073B2 (ja) * 1994-01-24 2000-09-04 富士通株式会社 スタティックｒａｍ
EP0714099A1 (de) * 1994-11-24 1996-05-29 STMicroelectronics S.r.l. Integrierte CMOS-Schaltung für niedrige Leistungsversorgung und mit geringem Leistungsverlust im Stand-by
JP3175521B2 (ja) * 1995-01-27 2001-06-11 日本電気株式会社 シリコン・オン・インシュレータ半導体装置及びバイアス電圧発生回路
JP3557275B2 (ja) * 1995-03-29 2004-08-25 株式会社ルネサステクノロジ 半導体集積回路装置及びマイクロコンピュータ
JP3641511B2 (ja) * 1995-06-16 2005-04-20 株式会社ルネサステクノロジ 半導体装置
JPH0927558A (ja) * 1995-07-11 1997-01-28 Mitsubishi Electric Corp 半導体記憶装置、その製造方法およびその使用方法
US5612644A (en) * 1995-08-31 1997-03-18 Cirrus Logic Inc. Circuits, systems and methods for controlling substrate bias in integrated circuits
JP3408363B2 (ja) * 1995-09-25 2003-05-19 松下電器産業株式会社 伝送回路
KR0179845B1 (ko) * 1995-10-12 1999-04-15 문정환 메모리의 기판전압 공급제어회로
TW328641B (en) 1995-12-04 1998-03-21 Hitachi Ltd Semiconductor integrated circuit device and process for producing the same
JP3614546B2 (ja) * 1995-12-27 2005-01-26 富士通株式会社 半導体集積回路
JP3533306B2 (ja) * 1996-04-02 2004-05-31 株式会社東芝 半導体集積回路装置
JPH09293789A (ja) * 1996-04-24 1997-11-11 Mitsubishi Electric Corp 半導体集積回路
JP4023850B2 (ja) * 1996-05-30 2007-12-19 株式会社ルネサステクノロジ 半導体装置
US6064250A (en) * 1996-07-29 2000-05-16 Townsend And Townsend And Crew Llp Various embodiments for a low power adaptive charge pump circuit
TW382670B (en) * 1996-11-21 2000-02-21 Hitachi Ltd Low power processor
JPH10154815A (ja) * 1996-11-25 1998-06-09 Furontetsuku:Kk 薄膜トランジスタおよびその製造方法とそれを用いた液晶表示装置
GB2322042B (en) * 1997-02-05 2002-02-06 Ericsson Telefon Ab L M Radio architecture
JPH10275914A (ja) * 1997-03-31 1998-10-13 Nec Corp 半導体装置
US5933047A (en) * 1997-04-30 1999-08-03 Mosaid Technologies Incorporated High voltage generating circuit for volatile semiconductor memories
US6166584A (en) * 1997-06-20 2000-12-26 Intel Corporation Forward biased MOS circuits
US6593799B2 (en) 1997-06-20 2003-07-15 Intel Corporation Circuit including forward body bias from supply voltage and ground nodes
US6218895B1 (en) 1997-06-20 2001-04-17 Intel Corporation Multiple well transistor circuits having forward body bias
US6411156B1 (en) 1997-06-20 2002-06-25 Intel Corporation Employing transistor body bias in controlling chip parameters
US6100751A (en) * 1997-06-20 2000-08-08 Intel Corporation Forward body biased field effect transistor providing decoupling capacitance
CN1196263C (zh) * 1997-06-20 2005-04-06 英特尔公司 正向本体偏置晶体管电路
US6300819B1 (en) 1997-06-20 2001-10-09 Intel Corporation Circuit including forward body bias from supply voltage and ground nodes
US6232827B1 (en) 1997-06-20 2001-05-15 Intel Corporation Transistors providing desired threshold voltage and reduced short channel effects with forward body bias
JP3814385B2 (ja) * 1997-10-14 2006-08-30 株式会社ルネサステクノロジ 半導体集積回路装置
US5966038A (en) * 1997-12-15 1999-10-12 Motorola, Inc. Circuit with overvoltage protection
EP0926506A3 (de) * 1997-12-24 2002-04-17 Texas Instruments Incorporated Integrierte Schaltung mit "latch up"-Schutzschaltung während des Einbrenntests
WO1999038212A1 (en) * 1998-01-21 1999-07-29 Advanced Micro Devices, Inc. Static random access memory cell utilizing drive transistors with low threshold voltages
US6249027B1 (en) * 1998-06-08 2001-06-19 Sun Microsystems, Inc. Partially depleted SOI device having a dedicated single body bias means
US6147508A (en) * 1998-08-20 2000-11-14 International Business Machines Corp. Power consumption control mechanism and method therefor
US6433618B1 (en) 1998-09-03 2002-08-13 International Business Machines Corporation Variable power device with selective threshold control
TW453032B (en) * 1998-09-09 2001-09-01 Hitachi Ltd Semiconductor integrated circuit apparatus
FR2783941B1 (fr) * 1998-09-30 2004-03-12 St Microelectronics Sa Circuit de regulation d'une tension de sortie d'un dispositif a pompe de charges positives
US6604202B1 (en) * 1998-11-20 2003-08-05 Hitachi, Ltd. Low power processor
US6484265B2 (en) * 1998-12-30 2002-11-19 Intel Corporation Software control of transistor body bias in controlling chip parameters
WO2000045437A1 (fr) 1999-01-26 2000-08-03 Hitachi, Ltd. Procede de reglage de polarisation inverse de circuit mos, et circuit integre mos
US6239649B1 (en) 1999-04-20 2001-05-29 International Business Machines Corporation Switched body SOI (silicon on insulator) circuits and fabrication method therefor
JP3454752B2 (ja) * 1999-05-31 2003-10-06 シャープ株式会社 Ｓｏｉ半導体装置の安定化方法及びｓｏｉ半導体装置
JP3437132B2 (ja) * 1999-09-14 2003-08-18 シャープ株式会社 半導体装置
US6404269B1 (en) 1999-09-17 2002-06-11 International Business Machines Corporation Low power SOI ESD buffer driver networks having dynamic threshold MOSFETS
US6628159B2 (en) 1999-09-17 2003-09-30 International Business Machines Corporation SOI voltage-tolerant body-coupled pass transistor
US6693331B2 (en) * 1999-11-18 2004-02-17 Intel Corporation Method of fabricating dual threshold voltage n-channel and p-channel MOSFETS with a single extra masked implant operation
US6366156B1 (en) 1999-11-30 2002-04-02 Intel Corporation Forward body bias voltage generation systems
US6515534B2 (en) 1999-12-30 2003-02-04 Intel Corporation Enhanced conductivity body biased PMOS driver
JP3609003B2 (ja) * 2000-05-02 2005-01-12 シャープ株式会社 Ｃｍｏｓ半導体集積回路
US6411157B1 (en) * 2000-06-29 2002-06-25 International Business Machines Corporation Self-refresh on-chip voltage generator
US6744301B1 (en) * 2000-11-07 2004-06-01 Intel Corporation System using body-biased sleep transistors to reduce leakage power while minimizing performance penalties and noise
US6967522B2 (en) * 2001-04-17 2005-11-22 Massachusetts Institute Of Technology Adaptive power supply and substrate control for ultra low power digital processors using triple well control
TWI230392B (en) 2001-06-18 2005-04-01 Innovative Silicon Sa Semiconductor device
JP2003031681A (ja) * 2001-07-16 2003-01-31 Matsushita Electric Ind Co Ltd 半導体集積回路
JP2003132683A (ja) * 2001-10-23 2003-05-09 Hitachi Ltd 半導体装置
JP4401621B2 (ja) * 2002-05-07 2010-01-20 株式会社日立製作所 半導体集積回路装置
JP2004031411A (ja) * 2002-06-21 2004-01-29 Renesas Technology Corp 半導体装置
US6680496B1 (en) 2002-07-08 2004-01-20 Amberwave Systems Corp. Back-biasing to populate strained layer quantum wells
JP2004165649A (ja) * 2002-10-21 2004-06-10 Matsushita Electric Ind Co Ltd 半導体集積回路装置
US7205825B2 (en) * 2002-12-09 2007-04-17 Advanced Micro Devices, Inc. Emulation of long delay chain by ring oscillator with floating body-tied body devices
US6838908B2 (en) * 2003-03-28 2005-01-04 Industrial Technology Research Institute Mixed-voltage I/O design with novel floating N-well and gate-tracking circuits
JP4691624B2 (ja) * 2003-03-31 2011-06-01 学校法人近畿大学 ラティラルバイポーラｃｍｏｓ集積回路
US20040228168A1 (en) 2003-05-13 2004-11-18 Richard Ferrant Semiconductor memory device and method of operating same
US7335934B2 (en) 2003-07-22 2008-02-26 Innovative Silicon S.A. Integrated circuit device, and method of fabricating same
EP1709688A4 (de) 2004-01-30 2014-12-31 Semiconductor Energy Lab Halbleiterbauelement
US7248988B2 (en) * 2004-03-01 2007-07-24 Transmeta Corporation System and method for reducing temperature variation during burn in
US7164307B2 (en) * 2005-01-21 2007-01-16 Intel Corporation Bias generator for body bias
US7606066B2 (en) 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
JP4822791B2 (ja) * 2005-10-04 2011-11-24 ルネサスエレクトロニクス株式会社 半導体記憶装置
US7683430B2 (en) 2005-12-19 2010-03-23 Innovative Silicon Isi Sa Electrically floating body memory cell and array, and method of operating or controlling same
US7479418B2 (en) * 2006-01-11 2009-01-20 International Business Machines Corporation Methods of applying substrate bias to SOI CMOS circuits
US7492632B2 (en) 2006-04-07 2009-02-17 Innovative Silicon Isi Sa Memory array having a programmable word length, and method of operating same
US7933142B2 (en) 2006-05-02 2011-04-26 Micron Technology, Inc. Semiconductor memory cell and array using punch-through to program and read same
FR2902928B1 (fr) * 2006-06-23 2008-10-24 St Microelectronics Sa Procede de controle d'un courant de sortie delivre par un transistor et circuit integre correspondant
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7542340B2 (en) 2006-07-11 2009-06-02 Innovative Silicon Isi Sa Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
CA2675147C (en) * 2007-01-10 2012-09-11 Hemoshear, Llc Use of an in vitro hemodynamic endothelial/smooth muscle cell co-culture model to identify new therapeutic targets for vascular disease
KR101406604B1 (ko) 2007-01-26 2014-06-11 마이크론 테크놀로지, 인코포레이티드 게이트형 바디 영역으로부터 격리되는 소스/드레인 영역을 포함하는 플로팅-바디 ｄｒａｍ 트랜지스터
US8518774B2 (en) 2007-03-29 2013-08-27 Micron Technology, Inc. Manufacturing process for zero-capacitor random access memory circuits
JP4461154B2 (ja) * 2007-05-15 2010-05-12 株式会社東芝 半導体装置
US8064274B2 (en) 2007-05-30 2011-11-22 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8085594B2 (en) 2007-06-01 2011-12-27 Micron Technology, Inc. Reading technique for memory cell with electrically floating body transistor
WO2009039169A1 (en) 2007-09-17 2009-03-26 Innovative Silicon S.A. Refreshing data of memory cells with electrically floating body transistors
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8349662B2 (en) 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
US20090160531A1 (en) * 2007-12-20 2009-06-25 Ati Technologies Ulc Multi-threshold voltage-biased circuits
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells
US8014195B2 (en) 2008-02-06 2011-09-06 Micron Technology, Inc. Single transistor memory cell
US8189376B2 (en) 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US7957206B2 (en) 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US7978001B2 (en) * 2008-09-25 2011-07-12 Via Technologies, Inc. Microprocessor with selective substrate biasing for clock-gated functional blocks
US7920019B2 (en) * 2008-09-25 2011-04-05 Via Technologies, Inc. Microprocessor with substrate bias clamps
US7947543B2 (en) 2008-09-25 2011-05-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US7812662B2 (en) * 2008-10-07 2010-10-12 Via Technologies, Inc. System and method for adjusting supply voltage levels to reduce sub-threshold leakage
US7924630B2 (en) 2008-10-15 2011-04-12 Micron Technology, Inc. Techniques for simultaneously driving a plurality of source lines
US20100102872A1 (en) * 2008-10-29 2010-04-29 Taiwan Semiconductor Manufacturing Co., Ltd. Dynamic Substrate Bias for PMOS Transistors to Alleviate NBTI Degradation
US8223574B2 (en) 2008-11-05 2012-07-17 Micron Technology, Inc. Techniques for block refreshing a semiconductor memory device
US8213226B2 (en) 2008-12-05 2012-07-03 Micron Technology, Inc. Vertical transistor memory cell and array
US8319294B2 (en) 2009-02-18 2012-11-27 Micron Technology, Inc. Techniques for providing a source line plane
US8710566B2 (en) 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
WO2010114890A1 (en) 2009-03-31 2010-10-07 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device
US8139418B2 (en) 2009-04-27 2012-03-20 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US8508994B2 (en) 2009-04-30 2013-08-13 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8498157B2 (en) 2009-05-22 2013-07-30 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
JP2010287272A (ja) * 2009-06-10 2010-12-24 Elpida Memory Inc 半導体装置
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9076543B2 (en) 2009-07-27 2015-07-07 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8199595B2 (en) 2009-09-04 2012-06-12 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
EP2320454A1 (de) * 2009-11-05 2011-05-11 S.O.I.Tec Silicon on Insulator Technologies Substrathalter und Klammervorrichtung
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
FR2953643B1 (fr) * 2009-12-08 2012-07-27 Soitec Silicon On Insulator Cellule memoire flash sur seoi disposant d'une seconde grille de controle enterree sous la couche isolante
FR2953636B1 (fr) * 2009-12-08 2012-02-10 Soitec Silicon On Insulator Procede de commande d'une cellule memoire dram sur seoi disposant d'une seconde grille de controle enterree sous la couche isolante
FR2953641B1 (fr) * 2009-12-08 2012-02-10 S O I Tec Silicon On Insulator Tech Circuit de transistors homogenes sur seoi avec grille de controle arriere enterree sous la couche isolante
US8508289B2 (en) * 2009-12-08 2013-08-13 Soitec Data-path cell on an SeOI substrate with a back control gate beneath the insulating layer
FR2957193B1 (fr) 2010-03-03 2012-04-20 Soitec Silicon On Insulator Cellule a chemin de donnees sur substrat seoi avec grille de controle arriere enterree sous la couche isolante
US8310893B2 (en) 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
FR2955203B1 (fr) * 2010-01-14 2012-03-23 Soitec Silicon On Insulator Cellule memoire dont le canal traverse une couche dielectrique enterree
FR2955200B1 (fr) 2010-01-14 2012-07-20 Soitec Silicon On Insulator Dispositif, et son procede de fabrication, disposant d'un contact entre regions semi-conductrices a travers une couche isolante enterree
FR2955204B1 (fr) * 2010-01-14 2012-07-20 Soitec Silicon On Insulator Cellule memoire dram disposant d'un injecteur bipolaire vertical
FR2955195B1 (fr) * 2010-01-14 2012-03-09 Soitec Silicon On Insulator Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi
US8416636B2 (en) 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8411513B2 (en) 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
US8576631B2 (en) 2010-03-04 2013-11-05 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8369177B2 (en) 2010-03-05 2013-02-05 Micron Technology, Inc. Techniques for reading from and/or writing to a semiconductor memory device
FR2957186B1 (fr) * 2010-03-08 2012-09-28 Soitec Silicon On Insulator Cellule memoire de type sram
FR2957449B1 (fr) * 2010-03-11 2022-07-15 S O I Tec Silicon On Insulator Tech Micro-amplificateur de lecture pour memoire
US8547738B2 (en) 2010-03-15 2013-10-01 Micron Technology, Inc. Techniques for providing a semiconductor memory device
FR2958441B1 (fr) 2010-04-02 2012-07-13 Soitec Silicon On Insulator Circuit pseudo-inverseur sur seoi
EP2378549A1 (de) 2010-04-06 2011-10-19 S.O.I.Tec Silicon on Insulator Technologies Verfahren zur Herstellung eines Halbleitersubstrats
EP2381470B1 (de) 2010-04-22 2012-08-22 Soitec Halbleiterbauelement mit einem Feldeffekttransistor in einer Silizium-auf-Isolator-Struktur
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same
US9013228B2 (en) 2011-06-20 2015-04-21 Stmicroelectronics Sa Method for providing a system on chip with power and body bias voltages
FR2976723A1 (fr) * 2011-06-20 2012-12-21 St Microelectronics Sa Procede d'alimentation et de polarisation de caissons d'un systeme integre sur puce
DE102013207324A1 (de) * 2012-05-11 2013-11-14 Semiconductor Energy Laboratory Co., Ltd. Halbleitervorrichtung und elektronisches Gerät
US8810283B2 (en) * 2012-05-22 2014-08-19 Analog Devices, Inc. CMOS transistor linearization method
US9070441B2 (en) * 2012-12-21 2015-06-30 Sony Corporation Non-volatile memory system with reset verification mechanism and method of operation thereof
US9112495B1 (en) * 2013-03-15 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
CN116027842B (zh) * 2023-03-24 2023-06-23 长鑫存储技术有限公司 功率控制电路、存储器及电子设备

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4096584A (en) * 1977-01-31 1978-06-20 Intel Corporation Low power/high speed static ram
JPS5472691A (en) * 1977-11-21 1979-06-11 Toshiba Corp Semiconductor device
JPS55162257A (en) * 1979-06-05 1980-12-17 Fujitsu Ltd Semiconductor element having substrate bias generator circuit
JPS5632758A (en) * 1979-08-27 1981-04-02 Fujitsu Ltd Substrate bias generating circuit
US4460835A (en) * 1980-05-13 1984-07-17 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor integrated circuit device with low power consumption in a standby mode using an on-chip substrate bias generator
JPS58105563A (ja) * 1981-12-17 1983-06-23 Mitsubishi Electric Corp 基板バイアス発生回路
JPS59153331A (ja) * 1983-02-21 1984-09-01 Toshiba Corp 半導体装置
JPS59162690A (ja) * 1983-03-04 1984-09-13 Nec Corp 擬似スタテイツクメモリ
US4631421A (en) * 1984-08-14 1986-12-23 Texas Instruments CMOS substrate bias generator
US4883976A (en) * 1987-12-02 1989-11-28 Xicor, Inc. Low power dual-mode CMOS bias voltage generator
US4946799A (en) * 1988-07-08 1990-08-07 Texas Instruments, Incorporated Process for making high performance silicon-on-insulator transistor with body node to source node connection
JPH0724298B2 (ja) * 1988-08-10 1995-03-15 日本電気株式会社 半導体記憶装置
US5034789A (en) * 1988-11-21 1991-07-23 Harris Corporation Dielectric isolation for SOI island side wall for reducing leakage current
JPH0817033B2 (ja) * 1988-12-08 1996-02-21 三菱電機株式会社 基板バイアス電位発生回路
KR910004737B1 (ko) * 1988-12-19 1991-07-10 삼성전자 주식회사 백바이어스전압 발생회로
US5264721A (en) * 1989-04-29 1993-11-23 Fujitsu Limited Insulated-gate FET on an SOI-structure
JP2645142B2 (ja) * 1989-06-19 1997-08-25 株式会社東芝 ダイナミック型ランダムアクセスメモリ
JPH0329183A (ja) * 1989-06-26 1991-02-07 Matsushita Electron Corp 半導体メモリ
US5191397A (en) * 1989-09-07 1993-03-02 Kabushiki Kaisha Toshiba SOI semiconductor device with a wiring electrode contacts a buried conductor and an impurity region
JP2704459B2 (ja) * 1989-10-21 1998-01-26 松下電子工業株式会社 半導体集積回路装置
US5233207A (en) * 1990-06-25 1993-08-03 Nippon Steel Corporation MOS semiconductor device formed on insulator
JP2672184B2 (ja) * 1990-08-27 1997-11-05 シャープ株式会社 半導体装置の製造方法
JP2575956B2 (ja) * 1991-01-29 1997-01-29 株式会社東芝 基板バイアス回路
US5162666A (en) * 1991-03-15 1992-11-10 Tran Dzung J Transmission gate series multiplexer
US5146110A (en) * 1991-05-22 1992-09-08 Samsung Electronics Co., Ltd. Semiconductor memory with substrate voltage generating circuit for removing unwanted substrate current during precharge cycle memory mode of operation
JPH04359470A (ja) * 1991-06-05 1992-12-11 Victor Co Of Japan Ltd Ｓｏｉ−ｃｍｏｓｆｅｔ装置
US5208557A (en) * 1992-02-18 1993-05-04 Texas Instruments Incorporated Multiple frequency ring oscillator
US5461338A (en) * 1992-04-17 1995-10-24 Nec Corporation Semiconductor integrated circuit incorporated with substrate bias control circuit
US5360752A (en) * 1993-10-28 1994-11-01 Loral Federal Systems Company Method to radiation harden the buried oxide in silicon-on-insulator structures

Also Published As

Publication number Publication date
EP0564204A2 (de) 1993-10-06
EP0564204A3 (en) 1994-09-28
US5557231A (en) 1996-09-17
EP0836194A2 (de) 1998-04-15
EP0836194A3 (de) 1999-03-10
EP0836194B1 (de) 2000-05-24
DE69328743T2 (de) 2000-09-07

Similar Documents

Publication Publication Date Title
DE69328743D1 (de) Halbleiteranordnung
DE69334253D1 (de) Halbleitervorrichtung
DE69325951D1 (de) Halbleitervorrichtung
DE69132354D1 (de) Halbleitervorrichtung
DE69231039D1 (de) Halbleiteranordnungzusammenbau
DE69332857D1 (de) Halbleitervorrichtung.
DE69400694D1 (de) Halbleitervorrichtung
DE69326112T2 (de) Umhüllte Halbleiteranordnung
DE69322311D1 (de) Halbleiterspeicheranordnung
DE69322747T2 (de) Halbleiterspeicheranordnung
DE69322725T2 (de) Halbleiterspeicheranordnung
DE69131118D1 (de) Halbleitereinheit
DE69312799T2 (de) Optoelektronische Halbleiteranordnung
DE69226742T2 (de) Halbleitervorrichtung
DE69124399D1 (de) Halbleitervorrichtung
DE69324470T2 (de) Halbleiterspeicheranordnung
DE69322436D1 (de) Halbleiterspeicheranordnung
KR930009747U (ko) 반도체장치
DE69127494D1 (de) Halbleiteranordnung
DE4496282T1 (de) Halbleiter-Einrichtung
DE69325132D1 (de) Halbleiterspeicherbauelement
DE69210935D1 (de) Halbleiteranordnung
DE69325181T2 (de) Halbleitervorrichtung
NO954863D0 (no) Halvlederanordning
DE69321544D1 (de) Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee