FR2955195B1 - Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi - Google Patents

Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi

Info

Publication number
FR2955195B1
FR2955195B1 FR1050242A FR1050242A FR2955195B1 FR 2955195 B1 FR2955195 B1 FR 2955195B1 FR 1050242 A FR1050242 A FR 1050242A FR 1050242 A FR1050242 A FR 1050242A FR 2955195 B1 FR2955195 B1 FR 2955195B1
Authority
FR
France
Prior art keywords
seoi
content
comparing data
memory addressable
addressable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1050242A
Other languages
English (en)
Other versions
FR2955195A1 (fr
Inventor
Carlos Mazure
Richard Ferrant
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR1050242A priority Critical patent/FR2955195B1/fr
Priority to EP10193856A priority patent/EP2346048A1/fr
Priority to JP2010275065A priority patent/JP2011187150A/ja
Priority to TW099143142A priority patent/TWI466120B/zh
Priority to CN2010106250074A priority patent/CN102142278B/zh
Priority to KR1020100126937A priority patent/KR101222024B1/ko
Priority to SG2010092179A priority patent/SG173254A1/en
Priority to US12/974,916 priority patent/US8325506B2/en
Publication of FR2955195A1 publication Critical patent/FR2955195A1/fr
Application granted granted Critical
Publication of FR2955195B1 publication Critical patent/FR2955195B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G11C15/046—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements using non-volatile storage elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/74—Address processing for routing
    • H04L45/745—Address table lookup; Address filtering
    • H04L45/7453—Address table lookup; Address filtering using hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Dram (AREA)
  • Thin Film Transistor (AREA)
FR1050242A 2010-01-14 2010-01-14 Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi Active FR2955195B1 (fr)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FR1050242A FR2955195B1 (fr) 2010-01-14 2010-01-14 Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi
EP10193856A EP2346048A1 (fr) 2010-01-14 2010-12-06 Dispositif de comparaison de données dans une memoire adressable par contenu sur seoi
JP2010275065A JP2011187150A (ja) 2010-01-14 2010-12-09 ＳｅＯＩの連想メモリでデータを比較するデバイス
CN2010106250074A CN102142278B (zh) 2010-01-14 2010-12-10 用于比较SeOI上的内容寻址存储器中数据的装置
TW099143142A TWI466120B (zh) 2010-01-14 2010-12-10 用於比較在ＳeＯＩ上之一內容可定址的記憶體之資料的裝置
KR1020100126937A KR101222024B1 (ko) 2010-01-14 2010-12-13 ＳｅＯＩ상의 내용 주소화 메모리에서 데이터를 비교하는 장치
SG2010092179A SG173254A1 (en) 2010-01-14 2010-12-13 Device for comparing data in a content-addressable memory on seoi
US12/974,916 US8325506B2 (en) 2010-01-14 2010-12-21 Devices and methods for comparing data in a content-addressable memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1050242A FR2955195B1 (fr) 2010-01-14 2010-01-14 Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi

Publications (2)

Publication Number Publication Date
FR2955195A1 FR2955195A1 (fr) 2011-07-15
FR2955195B1 true FR2955195B1 (fr) 2012-03-09

Family

ID=42340834

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1050242A Active FR2955195B1 (fr) 2010-01-14 2010-01-14 Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi

Country Status (8)

Country Link
US (1) US8325506B2 (fr)
EP (1) EP2346048A1 (fr)
JP (1) JP2011187150A (fr)
KR (1) KR101222024B1 (fr)
CN (1) CN102142278B (fr)
FR (1) FR2955195B1 (fr)
SG (1) SG173254A1 (fr)
TW (1) TWI466120B (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2953643B1 (fr) * 2009-12-08 2012-07-27 Soitec Silicon On Insulator Cellule memoire flash sur seoi disposant d'une seconde grille de controle enterree sous la couche isolante
FR2987710B1 (fr) 2012-03-05 2017-04-28 Soitec Silicon On Insulator Architecture de table de correspondance
US11120884B2 (en) 2015-09-30 2021-09-14 Sunrise Memory Corporation Implementing logic function and generating analog signals using NOR memory strings
US10608008B2 (en) 2017-06-20 2020-03-31 Sunrise Memory Corporation 3-dimensional nor strings with segmented shared source regions

Family Cites Families (115)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169233A (en) 1978-02-24 1979-09-25 Rockwell International Corporation High performance CMOS sense amplifier
KR100213602B1 (ko) 1988-05-13 1999-08-02 가나이 쓰도무 다이나믹형 반도체 기억장치
US5028810A (en) * 1989-07-13 1991-07-02 Intel Corporation Four quadrant synapse cell employing single column summing line
JPH04345064A (ja) 1991-05-22 1992-12-01 Hitachi Ltd 半導体集積回路装置およびその製造方法
JP2717740B2 (ja) 1991-08-30 1998-02-25 三菱電機株式会社 半導体集積回路装置
JP2724066B2 (ja) * 1992-01-10 1998-03-09 川崎製鉄株式会社 連想メモリ装置
JP2728819B2 (ja) * 1991-12-18 1998-03-18 川崎製鉄株式会社 半導体集積回路
EP0836194B1 (fr) 1992-03-30 2000-05-24 Mitsubishi Denki Kabushiki Kaisha Dispositif à semi-conducteurs
JPH0612884A (ja) * 1992-06-30 1994-01-21 Nec Corp 連想記憶装置
US5325054A (en) 1992-07-07 1994-06-28 Texas Instruments Incorporated Method and system for screening reliability of semiconductor circuits
US5306530A (en) 1992-11-23 1994-04-26 Associated Universities, Inc. Method for producing high quality thin layer films on substrates
JP2601146B2 (ja) * 1993-08-09 1997-04-16 日本電気株式会社 連想記憶装置
JP2605595B2 (ja) * 1993-09-06 1997-04-30 日本電気株式会社 連想記憶装置
JP3488730B2 (ja) 1993-11-05 2004-01-19 株式会社ルネサステクノロジ 半導体集積回路装置
US5455791A (en) 1994-06-01 1995-10-03 Zaleski; Andrzei Method for erasing data in EEPROM devices on SOI substrates and device therefor
JP3003088B2 (ja) 1994-06-10 2000-01-24 住友イートンノバ株式会社 イオン注入装置
JP3549602B2 (ja) 1995-01-12 2004-08-04 株式会社ルネサステクノロジ 半導体記憶装置
JPH08255846A (ja) 1995-03-17 1996-10-01 Nippondenso Co Ltd 半導体装置及びその製造方法
JP3288554B2 (ja) 1995-05-29 2002-06-04 株式会社日立製作所 イオン注入装置及びイオン注入方法
JPH0982814A (ja) 1995-07-10 1997-03-28 Denso Corp 半導体集積回路装置及びその製造方法
US6787844B2 (en) 1995-09-29 2004-09-07 Nippon Steel Corporation Semiconductor device including transistor with composite gate structure and transistor with single gate structure, and method for manufacturing the same
JP3265178B2 (ja) 1996-02-20 2002-03-11 株式会社東芝 半導体記憶装置及びその製造方法
JPH10125064A (ja) 1996-10-14 1998-05-15 Toshiba Corp 記憶装置
JPH10208484A (ja) 1997-01-29 1998-08-07 Mitsubishi Electric Corp 半導体記憶装置のデータ読出回路及び半導体記憶装置
US5889293A (en) 1997-04-04 1999-03-30 International Business Machines Corporation Electrical contact to buried SOI structures
JP3699823B2 (ja) 1998-05-19 2005-09-28 株式会社東芝 半導体装置
US6072217A (en) 1998-06-11 2000-06-06 Sun Microsystems, Inc. Tunable threshold SOI device using isolated well structure for back gate
FR2779869B1 (fr) 1998-06-15 2003-05-16 Commissariat Energie Atomique Circuit integre de type soi a capacite de decouplage, et procede de realisation d'un tel circuit
US6826730B2 (en) 1998-12-15 2004-11-30 Texas Instruments Incorporated System and method for controlling current in an integrated circuit
JP3456913B2 (ja) 1998-12-25 2003-10-14 株式会社東芝 半導体装置
CA2266062C (fr) 1999-03-31 2004-03-30 Peter Gillingham Cellule memoire dynamique adressable par son contenu
US6317349B1 (en) 1999-04-16 2001-11-13 Sandisk Corporation Non-volatile content addressable memory
US6372600B1 (en) 1999-08-30 2002-04-16 Agere Systems Guardian Corp. Etch stops and alignment marks for bonded wafers
US6476462B2 (en) 1999-12-28 2002-11-05 Texas Instruments Incorporated MOS-type semiconductor device and method for making same
US6417697B2 (en) 2000-02-02 2002-07-09 Broadcom Corporation Circuit technique for high speed low power data transfer bus
US6300218B1 (en) 2000-05-08 2001-10-09 International Business Machines Corporation Method for patterning a buried oxide thickness for a separation by implanted oxygen (simox) process
US6240004B1 (en) * 2000-06-19 2001-05-29 James B. Kuo Low-voltage content addressable memory cell with a fast tag-compare capability using partially-depleted SOI CMOS dynamic-threshold techniques
US6350653B1 (en) 2000-10-12 2002-02-26 International Business Machines Corporation Embedded DRAM on silicon-on-insulator substrate
JP2002164544A (ja) 2000-11-28 2002-06-07 Sony Corp 半導体装置
US6614190B2 (en) 2001-01-31 2003-09-02 Hitachi, Ltd. Ion implanter
JP3982218B2 (ja) 2001-02-07 2007-09-26 ソニー株式会社 半導体装置およびその製造方法
JP3884266B2 (ja) 2001-02-19 2007-02-21 株式会社東芝 半導体メモリ装置及びその製造方法
JP2002260388A (ja) * 2001-03-02 2002-09-13 Sony Corp 内容アドレス可能な半導体記憶装置とその動作方法
CA2342575A1 (fr) * 2001-04-03 2002-10-03 Mosaid Technologies Incorporated Cellule de memoire adressable par contenu
US6611023B1 (en) 2001-05-01 2003-08-26 Advanced Micro Devices, Inc. Field effect transistor with self alligned double gate and method of forming same
US6759282B2 (en) 2001-06-12 2004-07-06 International Business Machines Corporation Method and structure for buried circuits and devices
US6498057B1 (en) 2002-03-07 2002-12-24 International Business Machines Corporation Method for implementing SOI transistor source connections using buried dual rail distribution
JP3900979B2 (ja) 2002-03-14 2007-04-04 セイコーエプソン株式会社 不揮発性レジスタおよび半導体装置
EP1357603A3 (fr) 2002-04-18 2004-01-14 Innovative Silicon SA Dispositif semiconducteur
US6838723B2 (en) 2002-08-29 2005-01-04 Micron Technology, Inc. Merged MOS-bipolar capacitor memory cell
US7710771B2 (en) 2002-11-20 2010-05-04 The Regents Of The University Of California Method and apparatus for capacitorless double-gate storage
JP2004179506A (ja) 2002-11-28 2004-06-24 Seiko Epson Corp Ｓｏｉ構造を有する半導体基板及びその製造方法及び半導体装置
US7030436B2 (en) 2002-12-04 2006-04-18 Micron Technology, Inc. Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means
KR20040048651A (ko) * 2002-12-04 2004-06-10 삼성전자주식회사 터너리 내용 번지 메모리 셀
JP2004303499A (ja) 2003-03-31 2004-10-28 Hitachi High-Technologies Corp イオン注入装置およびイオン注入方法
EP1471537B1 (fr) * 2003-04-25 2006-07-26 Samsung Electronics Co., Ltd. Mémoire à TCAM et méthode d'opération
US6906938B2 (en) * 2003-08-15 2005-06-14 Micron Technology, Inc. CAM memory architecture and a method of forming and operating a device according to a CAM memory architecture
JP4077381B2 (ja) 2003-08-29 2008-04-16 株式会社東芝 半導体集積回路装置
US6965143B2 (en) 2003-10-10 2005-11-15 Advanced Micro Devices, Inc. Recess channel flash architecture for reduced short channel effect
JP2005158952A (ja) 2003-11-25 2005-06-16 Toshiba Corp 半導体装置及びその製造方法
US7109532B1 (en) 2003-12-23 2006-09-19 Lee Zachary K High Ion/Ioff SOI MOSFET using body voltage control
US20050255666A1 (en) 2004-05-11 2005-11-17 Miradia Inc. Method and structure for aligning mechanical based device to integrated circuits
US7112997B1 (en) 2004-05-19 2006-09-26 Altera Corporation Apparatus and methods for multi-gate silicon-on-insulator transistors
JP4795653B2 (ja) 2004-06-15 2011-10-19 ルネサスエレクトロニクス株式会社 半導体記憶装置
US7190616B2 (en) 2004-07-19 2007-03-13 Micron Technology, Inc. In-service reconfigurable DRAM and flash memory device
US7196921B2 (en) * 2004-07-19 2007-03-27 Silicon Storage Technology, Inc. High-speed and low-power differential non-volatile content addressable memory cell and array
US7560361B2 (en) 2004-08-12 2009-07-14 International Business Machines Corporation Method of forming gate stack for semiconductor electronic device
JP2006059479A (ja) * 2004-08-23 2006-03-02 Renesas Technology Corp 連想記憶装置
KR100663359B1 (ko) 2005-03-31 2007-01-02 삼성전자주식회사 리세스 채널 트랜지스터 구조를 갖는 단일 트랜지스터플로팅 바디 디램 셀 및 그 제조방법
US20060267064A1 (en) 2005-05-31 2006-11-30 Infineon Technologies Ag Semiconductor memory device
US7274618B2 (en) 2005-06-24 2007-09-25 Monolithic System Technology, Inc. Word line driver for DRAM embedded in a logic process
JP4967264B2 (ja) 2005-07-11 2012-07-04 株式会社日立製作所 半導体装置
JP4800700B2 (ja) 2005-08-01 2011-10-26 ルネサスエレクトロニクス株式会社 半導体装置およびそれを用いた半導体集積回路
US7314794B2 (en) 2005-08-08 2008-01-01 International Business Machines Corporation Low-cost high-performance planar back-gate CMOS
JP4413841B2 (ja) 2005-10-03 2010-02-10 株式会社東芝 半導体記憶装置及びその製造方法
JP4822791B2 (ja) 2005-10-04 2011-11-24 ルネサスエレクトロニクス株式会社 半導体記憶装置
US7592841B2 (en) * 2006-05-11 2009-09-22 Dsm Solutions, Inc. Circuit configurations having four terminal JFET devices
US7601271B2 (en) 2005-11-28 2009-10-13 S.O.I.Tec Silicon On Insulator Technologies Process and equipment for bonding by molecular adhesion
US7209384B1 (en) * 2005-12-08 2007-04-24 Juhan Kim Planar capacitor memory cell and its applications
JP5054919B2 (ja) 2005-12-20 2012-10-24 ルネサスエレクトロニクス株式会社 半導体集積回路装置
KR100735613B1 (ko) 2006-01-11 2007-07-04 삼성전자주식회사 이온주입설비의 디스크 어셈블리
US7304903B2 (en) 2006-01-23 2007-12-04 Purdue Research Foundation Sense amplifier circuit
JP4762036B2 (ja) 2006-04-14 2011-08-31 株式会社東芝 半導体装置
US20090096936A1 (en) 2006-04-24 2009-04-16 Panasonic Corporation Receiving device, electronic device using the same, and receiving method
US7494902B2 (en) 2006-06-23 2009-02-24 Interuniversitair Microelektronica Centrum Vzw (Imec) Method of fabricating a strained multi-gate transistor
KR100843055B1 (ko) 2006-08-17 2008-07-01 주식회사 하이닉스반도체 플래쉬 메모리 소자 및 그의 제조방법
US7560344B2 (en) 2006-11-15 2009-07-14 Samsung Electronics Co., Ltd. Semiconductor device having a pair of fins and method of manufacturing the same
JP2008130670A (ja) 2006-11-17 2008-06-05 Seiko Epson Corp 半導体装置、論理回路および電子機器
JP5057430B2 (ja) 2006-12-18 2012-10-24 ルネサスエレクトロニクス株式会社 半導体集積回路とその製造方法
JP4869088B2 (ja) 2007-01-22 2012-02-01 株式会社東芝 半導体記憶装置及びその書き込み方法
JP5019436B2 (ja) 2007-02-22 2012-09-05 ルネサスエレクトロニクス株式会社 半導体集積回路
JP5594927B2 (ja) 2007-04-11 2014-09-24 ピーエスフォー ルクスコ エスエイアールエル 半導体記憶装置
FR2915024A1 (fr) 2007-04-12 2008-10-17 St Microelectronics Crolles 2 Procede de fabrication permettant l'homogeneisation de l'environnement de transistors et dispositif associe
US7729149B2 (en) * 2007-05-01 2010-06-01 Suvolta, Inc. Content addressable memory cell including a junction field effect transistor
EP2015362A1 (fr) 2007-06-04 2009-01-14 STMicroelectronics (Crolles 2) SAS Matrice à semi-conducteurs et procédé de fabrication correspondant
US7449922B1 (en) 2007-06-15 2008-11-11 Arm Limited Sensing circuitry and method of detecting a change in voltage on at least one input line
US7759714B2 (en) 2007-06-26 2010-07-20 Hitachi, Ltd. Semiconductor device
FR2918823B1 (fr) * 2007-07-13 2009-10-16 Ecole Centrale De Lyon Etablis Cellule logique reconfigurable a base de transistors mosfet double grille
FR2919112A1 (fr) 2007-07-16 2009-01-23 St Microelectronics Crolles 2 Circuit integre comprenant un transistor et un condensateur et procede de fabrication
WO2009028065A1 (fr) 2007-08-30 2009-03-05 Fujitsu Microelectronics Limited Dispositif d'implantation d'ions, mécanisme de serrage de substrat, et procédé d'implantation d'ions
US8237418B1 (en) * 2007-09-28 2012-08-07 Cypress Semiconductor Corporation Voltage regulator using front and back gate biasing voltages to output stage transistor
KR100884344B1 (ko) 2007-10-10 2009-02-18 주식회사 하이닉스반도체 비대칭 소스/드레인 접합을 갖는 불휘발성 메모리소자 및그 제조방법
US20090101940A1 (en) 2007-10-19 2009-04-23 Barrows Corey K Dual gate fet structures for flexible gate array design methodologies
DE102007052097B4 (de) 2007-10-31 2010-10-28 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Herstellung eines SOI-Bauelements mit einer Substratdiode
FR2925223B1 (fr) 2007-12-18 2010-02-19 Soitec Silicon On Insulator Procede d'assemblage avec marques enterrees
US7593265B2 (en) 2007-12-28 2009-09-22 Sandisk Corporation Low noise sense amplifier array and method for nonvolatile memory
US8148242B2 (en) 2008-02-20 2012-04-03 Soitec Oxidation after oxide dissolution
JP6053250B2 (ja) 2008-06-12 2016-12-27 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体装置
US8384156B2 (en) 2008-06-13 2013-02-26 Yale University Complementary metal oxide semiconductor devices
US8120110B2 (en) 2008-08-08 2012-02-21 International Business Machines Corporation Semiconductor structure including a high performance FET and a high voltage FET on a SOI substrate
US8012814B2 (en) 2008-08-08 2011-09-06 International Business Machines Corporation Method of forming a high performance fet and a high voltage fet on a SOI substrate
KR101623958B1 (ko) 2008-10-01 2016-05-25 삼성전자주식회사 인버터 및 그의 동작방법과 인버터를 포함하는 논리회로
KR101522400B1 (ko) 2008-11-10 2015-05-21 삼성전자주식회사 인버터 및 그를 포함하는 논리소자
JP5584895B2 (ja) * 2009-10-08 2014-09-10 ルネサスエレクトロニクス株式会社 半導体信号処理装置
FR2958441B1 (fr) * 2010-04-02 2012-07-13 Soitec Silicon On Insulator Circuit pseudo-inverseur sur seoi

Also Published As

Publication number Publication date
US20110170327A1 (en) 2011-07-14
KR101222024B1 (ko) 2013-01-15
CN102142278A (zh) 2011-08-03
FR2955195A1 (fr) 2011-07-15
KR20110083484A (ko) 2011-07-20
EP2346048A1 (fr) 2011-07-20
CN102142278B (zh) 2013-07-03
SG173254A1 (en) 2011-08-29
US8325506B2 (en) 2012-12-04
TWI466120B (zh) 2014-12-21
TW201142845A (en) 2011-12-01
JP2011187150A (ja) 2011-09-22

Similar Documents

Publication Publication Date Title
EP3029575A4 (fr) Méthode et dispositif de lecture/écriture de données à base de cache multiniveau, et système informatique
FR2955396B1 (fr) Dispositif de traitement de donnees sismiques marines
DK2015804T3 (da) Infusionsapparat med datalagerindretning
FI20085217A0 (fi) Tietojenkäsittelyjärjestely
EP2698718A4 (fr) Procédé et dispositif de lecture et d'écriture de données, et système de stockage
GB2512786B (en) Memory module buffer data storage
NL2001005A1 (nl) Artikelopslaginrichting.
EP2989586A4 (fr) Stockage multi-étage basé sur l'anonymisation de données
DE602007009916D1 (de) Halbleiterspeichersystem mit Schnappschussfunktion
FR2987150B1 (fr) Securisation d'une transmission de donnees.
FR2955195B1 (fr) Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi
FR3025647B1 (fr) Dispositif et procede d'ecriture de donnees dans une memoire resistive
FR3004854B1 (fr) Dispositif de memoire ferroelectrique
FR2956498B1 (fr) Procede de structuration de donnees hierarchiques dans des bases de donnees relationnelles
FR2946820B1 (fr) Procede de transmission de donnees et dispositif associe.
FR3025648B1 (fr) Dispositif et procede d'ecriture de donnees dans une memoire resistive
FR3005195B1 (fr) Dispositif de memoire avec circuits de reference exploites dynamiquement.
FR2923923B1 (fr) Verification de donnees lues en memoire
FI20095708A (fi) Hahmojen etsiminen datasekvenssistä
FR3001024B1 (fr) Dispositif de connexion rapide.
FR2991086B1 (fr) Procede de lecture de donnees stockees dans un dispositif electronique pour pneumatique
WO2009129338A8 (fr) Gestion de mémoire flash au moyen de techniques séquentielles
FR3005817B1 (fr) Procede de codage de donnees dans un signal ofdm
FR2958765B1 (fr) Memoire cache segmentee.
FR2993388B1 (fr) Dispositif microelectronique a memoire programmable

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20120423

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 13

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15