CN101425449B - 半导体衬底的制造方法、半导体装置、及电子设备 - Google Patents

半导体衬底的制造方法、半导体装置、及电子设备 Download PDF

Info

Publication number
CN101425449B
CN101425449B CN2008101698829A CN200810169882A CN101425449B CN 101425449 B CN101425449 B CN 101425449B CN 2008101698829 A CN2008101698829 A CN 2008101698829A CN 200810169882 A CN200810169882 A CN 200810169882A CN 101425449 B CN101425449 B CN 101425449B
Authority
CN
China
Prior art keywords
crystal semiconductor
layer
single crystal
semiconductor substrate
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2008101698829A
Other languages
English (en)
Chinese (zh)
Other versions
CN101425449A (zh
Inventor
下村明久
井坂史人
永野庸治
桃纯平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Publication of CN101425449A publication Critical patent/CN101425449A/zh
Application granted granted Critical
Publication of CN101425449B publication Critical patent/CN101425449B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H01L21/02686—Pulsed laser beam
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0221—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies
    • H10D86/0223—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials
    • H10D86/0229—Manufacture or treatment of multiple TFTs comprising manufacture, treatment or patterning of TFT semiconductor bodies comprising crystallisation of amorphous, microcrystalline or polycrystalline semiconductor materials characterised by control of the annealing or irradiation parameters
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/411—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by materials, geometry or structure of the substrates

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
CN2008101698829A 2007-11-01 2008-10-10 半导体衬底的制造方法、半导体装置、及电子设备 Expired - Fee Related CN101425449B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2007-285559 2007-11-01
JP2007285559 2007-11-01
JP2007285559 2007-11-01

Publications (2)

Publication Number Publication Date
CN101425449A CN101425449A (zh) 2009-05-06
CN101425449B true CN101425449B (zh) 2013-04-03

Family

ID=40587264

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008101698829A Expired - Fee Related CN101425449B (zh) 2007-11-01 2008-10-10 半导体衬底的制造方法、半导体装置、及电子设备

Country Status (5)

Country Link
US (1) US20090115028A1 (enExample)
JP (1) JP5688203B2 (enExample)
KR (1) KR101511070B1 (enExample)
CN (1) CN101425449B (enExample)
TW (1) TWI533363B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107293483A (zh) * 2017-06-09 2017-10-24 苏晋苗 一种激光芯片平坦化加工装置及方法

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7877895B2 (en) * 2006-06-26 2011-02-01 Tokyo Electron Limited Substrate processing apparatus
JP2009135430A (ja) * 2007-10-10 2009-06-18 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
TWI493609B (zh) * 2007-10-23 2015-07-21 Semiconductor Energy Lab 半導體基板、顯示面板及顯示裝置的製造方法
JP5548356B2 (ja) * 2007-11-05 2014-07-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5404064B2 (ja) 2008-01-16 2014-01-29 株式会社半導体エネルギー研究所 レーザ処理装置、および半導体基板の作製方法
JP2009260315A (ja) * 2008-03-26 2009-11-05 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法及び半導体装置の作製方法
JP5654206B2 (ja) 2008-03-26 2015-01-14 株式会社半導体エネルギー研究所 Ｓｏｉ基板の作製方法及び該ｓｏｉ基板を用いた半導体装置
EP2210696A1 (en) * 2009-01-26 2010-07-28 Excico France Method and apparatus for irradiating a semiconductor material surface by laser energy
CN101559627B (zh) * 2009-05-25 2011-12-14 天津大学 粒子束辅助单晶脆性材料超精密加工方法
WO2010150671A1 (en) 2009-06-24 2010-12-29 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate and method for manufacturing soi substrate
WO2011024619A1 (en) * 2009-08-25 2011-03-03 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing soi substrate
US8318588B2 (en) * 2009-08-25 2012-11-27 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
WO2011043178A1 (en) * 2009-10-09 2011-04-14 Semiconductor Energy Laboratory Co., Ltd. Reprocessing method of semiconductor substrate, manufacturing method of reprocessed semiconductor substrate, and manufacturing method of soi substrate
CN102064129A (zh) * 2009-11-13 2011-05-18 英特赛尔美国股份有限公司 使用宽度可变的掩模开口形成两个或更多个器件结构的半导体工艺
US8673162B2 (en) * 2009-12-10 2014-03-18 Applied Materials, Inc. Methods for substrate surface planarization during magnetic patterning by plasma immersion ion implantation
JP5483347B2 (ja) * 2010-03-23 2014-05-07 住友重機械工業株式会社 半導体アニール装置、及び半導体アニール方法
CN103069717B (zh) 2010-08-06 2018-01-30 株式会社半导体能源研究所 半导体集成电路
JP5223998B2 (ja) * 2010-11-29 2013-06-26 大日本印刷株式会社 評価用基板
JP5752454B2 (ja) * 2011-03-23 2015-07-22 東京エレクトロン株式会社 プラズマ処理装置及び温度測定方法
US9123529B2 (en) 2011-06-21 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
TWI467125B (zh) 2012-09-24 2015-01-01 Ind Tech Res Inst 量測系統與量測方法
US20180226311A1 (en) * 2014-09-25 2018-08-09 Nippon Electric Glass Co., Ltd. Supporting glass substrate, laminate, semiconductor package, electronic device, and method of manufacturing semiconductor package
KR102509883B1 (ko) * 2015-06-29 2023-03-13 아이피지 포토닉스 코포레이션 비정질 실리콘 기재의 균일한 결정화를 위한 섬유 레이저-기반 시스템
JP6427712B2 (ja) * 2016-03-25 2018-11-21 日本碍子株式会社 接合方法
US20180033609A1 (en) * 2016-07-28 2018-02-01 QMAT, Inc. Removal of non-cleaved/non-transferred material from donor substrate
TWI604622B (zh) 2016-07-14 2017-11-01 財團法人工業技術研究院 電極吸附染料的方法及其裝置
JP6764305B2 (ja) 2016-10-04 2020-09-30 株式会社日本製鋼所 レーザ照射装置、半導体装置の製造方法、及び、レーザ照射装置の動作方法
CN106645809A (zh) * 2016-10-14 2017-05-10 厦门大学 一种双重包覆壳层隔绝针尖的制备方法
JP6546230B2 (ja) * 2017-08-28 2019-07-17 ファナック株式会社 機械学習装置、機械学習システム及び機械学習方法
CN110085510B (zh) * 2018-01-26 2021-06-04 沈阳硅基科技有限公司 一种多层单晶硅薄膜的制备方法
JP7112879B2 (ja) * 2018-05-15 2022-08-04 株式会社サイオクス 窒化物半導体積層物の製造方法、膜質検査方法および半導体成長装置の検査方法
JP2020031151A (ja) * 2018-08-23 2020-02-27 キオクシア株式会社 半導体記憶装置およびその製造方法
WO2020095421A1 (ja) * 2018-11-08 2020-05-14 日本碍子株式会社 電気光学素子のための複合基板とその製造方法
CN114815329B (zh) 2018-11-08 2025-10-10 日本碍子株式会社 电光元件用的复合基板及其制造方法
JP7218056B2 (ja) * 2019-02-20 2023-02-06 株式会社ディスコ チップ及び枠体の少なくともいずれかを製造する方法
JP7336256B2 (ja) * 2019-05-10 2023-08-31 東京エレクトロン株式会社 載置台及び載置台の作製方法
CN110517981A (zh) * 2019-08-29 2019-11-29 上海新傲科技股份有限公司 器件层减薄的方法及衬底的制备方法
US11943845B2 (en) 2019-09-12 2024-03-26 Watlow Electric Manufacturing Company Ceramic heater and method of forming using transient liquid phase bonding
JP7182577B2 (ja) * 2020-03-24 2022-12-02 株式会社Kokusai Electric 基板処理方法、半導体装置の製造方法、基板処理装置、およびプログラム
CN113008798A (zh) * 2021-03-15 2021-06-22 上海华力微电子有限公司 一种照明光路、缺陷检测装置及光强测量方法
CN113253492B (zh) * 2021-04-27 2023-01-03 苏州科韵激光科技有限公司 一种显示屏修复方法及装置
CN113552856B (zh) * 2021-09-22 2021-12-10 成都数之联科技有限公司 工艺参数根因定位方法和相关装置
JP2024066112A (ja) * 2022-11-01 2024-05-15 株式会社Ｓｃｒｅｅｎホールディングス 基板処理装置および基板処理方法
KR102566972B1 (ko) * 2022-11-18 2023-08-16 에스케이엔펄스 주식회사 반도체 소자 제조 장치용 부품, 이의 제조방법, 이를 포함하는 반도체 소자 제조 장치 및 반도체 소자의 제조 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1241803A (zh) * 1998-05-15 2000-01-19 佳能株式会社 半导体衬底、半导体薄膜以及多层结构的制造工艺
US6534380B1 (en) * 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5362667A (en) * 1992-07-28 1994-11-08 Harris Corporation Bonded wafer processing
FR2681472B1 (fr) * 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
TW406861U (en) * 1994-07-28 2000-09-21 Semiconductor Energy Lab Laser processing system
JPH08255762A (ja) * 1995-03-17 1996-10-01 Nec Corp 半導体デバイスの製造方法
JP2000012864A (ja) * 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
JP2002063797A (ja) * 2000-08-22 2002-02-28 Mitsubishi Electric Corp 不揮発性半導体記憶装置
CN1354495A (zh) * 2000-09-05 2002-06-19 索尼株式会社 半导体薄膜及其生产方法和设备、及生产单晶薄膜的方法
US6583440B2 (en) * 2000-11-30 2003-06-24 Seiko Epson Corporation Soi substrate, element substrate, semiconductor device, electro-optical apparatus, electronic equipment, method of manufacturing the soi substrate, method of manufacturing the element substrate, and method of manufacturing the electro-optical apparatus
JP4507395B2 (ja) * 2000-11-30 2010-07-21 セイコーエプソン株式会社 電気光学装置用素子基板の製造方法
JP2002246310A (ja) * 2001-02-14 2002-08-30 Sony Corp 半導体薄膜の形成方法及び半導体装置の製造方法、これらの方法の実施に使用する装置、並びに電気光学装置
JP4439789B2 (ja) * 2001-04-20 2010-03-24 株式会社半導体エネルギー研究所 レーザ照射装置、並びに半導体装置の作製方法
US7253032B2 (en) * 2001-04-20 2007-08-07 Semiconductor Energy Laboratory Co., Ltd. Method of flattening a crystallized semiconductor film surface by using a plate
JP2003188387A (ja) * 2001-12-20 2003-07-04 Sony Corp 薄膜トランジスタ及びその製造方法
DE10224160A1 (de) * 2002-05-31 2003-12-18 Advanced Micro Devices Inc Eine Diffusionsbarrierenschicht in Halbleitersubstraten zur Reduzierung der Kupferkontamination von der Rückseite her
JP2004134675A (ja) * 2002-10-11 2004-04-30 Sharp Corp Ｓｏｉ基板、表示装置およびｓｏｉ基板の製造方法
US7508034B2 (en) * 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
US7176528B2 (en) * 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
US7399681B2 (en) * 2003-02-18 2008-07-15 Corning Incorporated Glass-based SOI structures
JP4799825B2 (ja) * 2003-03-03 2011-10-26 株式会社半導体エネルギー研究所 レーザ照射方法
JP4717385B2 (ja) * 2003-08-27 2011-07-06 三菱電機株式会社 半導体装置
JP4759919B2 (ja) * 2004-01-16 2011-08-31 セイコーエプソン株式会社 電気光学装置の製造方法
US7875506B2 (en) * 2004-10-13 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Etching method and manufacturing method of semiconductor device
US7148124B1 (en) * 2004-11-18 2006-12-12 Alexander Yuri Usenko Method for forming a fragile layer inside of a single crystalline substrate preferably for making silicon-on-insulator wafers
US8101498B2 (en) * 2005-04-21 2012-01-24 Pinnington Thomas Henry Bonded intermediate substrate and method of making same
US7579654B2 (en) * 2006-05-31 2009-08-25 Corning Incorporated Semiconductor on insulator structure made using radiation annealing
US20070281440A1 (en) * 2006-05-31 2007-12-06 Jeffrey Scott Cites Producing SOI structure using ion shower
US7608521B2 (en) * 2006-05-31 2009-10-27 Corning Incorporated Producing SOI structure using high-purity ion shower
EP1993127B1 (en) * 2007-05-18 2013-04-24 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate
US7875532B2 (en) * 2007-06-15 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Substrate for manufacturing semiconductor device and manufacturing method thereof
US7795111B2 (en) * 2007-06-27 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of SOI substrate and manufacturing method of semiconductor device
CN101796613B (zh) * 2007-09-14 2012-06-27 株式会社半导体能源研究所 半导体装置及电子设备

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6534380B1 (en) * 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
CN1241803A (zh) * 1998-05-15 2000-01-19 佳能株式会社 半导体衬底、半导体薄膜以及多层结构的制造工艺

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开2005-252244A 2005.09.15

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107293483A (zh) * 2017-06-09 2017-10-24 苏晋苗 一种激光芯片平坦化加工装置及方法

Also Published As

Publication number Publication date
JP5688203B2 (ja) 2015-03-25
US20090115028A1 (en) 2009-05-07
TW200933714A (en) 2009-08-01
JP2009135437A (ja) 2009-06-18
KR101511070B1 (ko) 2015-04-10
TWI533363B (zh) 2016-05-11
CN101425449A (zh) 2009-05-06
KR20090045004A (ko) 2009-05-07

Similar Documents

Publication Publication Date Title
CN101425449B (zh) 半导体衬底的制造方法、半导体装置、及电子设备
CN101308782B (zh) Soi衬底的制造方法、以及半导体装置的制造方法
JP5383143B2 (ja) 半導体基板の作製方法および半導体装置の作製方法
CN101409216B (zh) Soi衬底的制造方法
KR101558192B1 (ko) 반도체 기판의 제작 방법 및 반도체 장치의 제작 방법
TWI476870B (zh) Ｓｏｉ基板的製造方法
CN101471248B (zh) 半导体衬底的制造方法及半导体器件的制造方法
KR101496737B1 (ko) 반도체막이 구비된 기판의 제작 방법
TWI450337B (zh) 半導體裝置的製造方法
JP6070954B2 (ja) 補剛層を有するガラス上半導体基板及びその作製プロセス
KR101563136B1 (ko) 레이저 처리 장치 및 반도체 기판의 제작 방법
KR101537925B1 (ko) 반도체 장치, 및 그 제작 방법
JP5548351B2 (ja) 半導体装置の作製方法
CN101796613A (zh) 半导体装置及电子设备
TW200937508A (en) Substrate provided with semiconductor films and manufacturing method thereof
CN101728312A (zh) Soi衬底及其制造方法
CN102592977A (zh) 半导体装置的制造方法
KR20100002130A (ko) Ｓｏｉ 기판의 제작 방법
JP5713603B2 (ja) Ｓｏｉ基板の作製方法
JP5583916B2 (ja) 半導体基板の作製方法及び半導体装置の作製方法
KR20100036209A (ko) 반도체 기판의 제작 방법
JP2000068518A (ja) 薄膜トランジスタの製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130403

Termination date: 20171010

CF01 Termination of patent right due to non-payment of annual fee