WO2016209475A1 - Methods of forming trenches in packages structures and structures formed thereby - Google Patents
Methods of forming trenches in packages structures and structures formed thereby Download PDFInfo
- Publication number
- WO2016209475A1 WO2016209475A1 PCT/US2016/033957 US2016033957W WO2016209475A1 WO 2016209475 A1 WO2016209475 A1 WO 2016209475A1 US 2016033957 W US2016033957 W US 2016033957W WO 2016209475 A1 WO2016209475 A1 WO 2016209475A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- die
- disposed
- molding compound
- opening
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C33/00—Moulds or cores; Details thereof or accessories therefor
- B29C33/0033—Moulds or cores; Details thereof or accessories therefor constructed for making articles provided with holes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C37/00—Component parts, details, accessories or auxiliary operations, not covered by group B29C33/00 or B29C35/00
- B29C37/0025—Applying surface layers, e.g. coatings, decorative layers, printed layers, to articles during shaping, e.g. in-mould printing
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C69/00—Combinations of shaping techniques not provided for in a single one of main groups B29C39/00 - B29C67/00, e.g. associations of moulding and joining techniques; Apparatus therefore
- B29C69/001—Combinations of shaping techniques not provided for in a single one of main groups B29C39/00 - B29C67/00, e.g. associations of moulding and joining techniques; Apparatus therefore a shaping technique combined with cutting, e.g. in parts or slices combined with rearranging and joining the cut parts
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C70/00—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts
- B29C70/68—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts by incorporating or moulding on preformed parts, e.g. inserts or layers, e.g. foam blocks
- B29C70/70—Completely encapsulating inserts
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C70/00—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts
- B29C70/68—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts by incorporating or moulding on preformed parts, e.g. inserts or layers, e.g. foam blocks
- B29C70/84—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts by incorporating or moulding on preformed parts, e.g. inserts or layers, e.g. foam blocks by moulding material on preformed parts to be joined
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C70/00—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts
- B29C70/88—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts characterised primarily by possessing specific properties, e.g. electrically conductive or locally reinforced
- B29C70/882—Shaping composites, i.e. plastics material comprising reinforcements, fillers or preformed parts, e.g. inserts characterised primarily by possessing specific properties, e.g. electrically conductive or locally reinforced partly or totally electrically conductive, e.g. for EMI shielding
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29K—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES B29B, B29C OR B29D, RELATING TO MOULDING MATERIALS OR TO MATERIALS FOR MOULDS, REINFORCEMENTS, FILLERS OR PREFORMED PARTS, e.g. INSERTS
- B29K2063/00—Use of EP, i.e. epoxy resins or derivatives thereof, as moulding material
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29K—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES B29B, B29C OR B29D, RELATING TO MOULDING MATERIALS OR TO MATERIALS FOR MOULDS, REINFORCEMENTS, FILLERS OR PREFORMED PARTS, e.g. INSERTS
- B29K2995/00—Properties of moulding materials, reinforcements, fillers, preformed parts or moulds
- B29K2995/0003—Properties of moulding materials, reinforcements, fillers, preformed parts or moulds having particular electrical or magnetic properties, e.g. piezoelectric
- B29K2995/0005—Conductive
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29L—INDEXING SCHEME ASSOCIATED WITH SUBCLASS B29C, RELATING TO PARTICULAR ARTICLES
- B29L2031/00—Other particular articles
- B29L2031/34—Electrical apparatus, e.g. sparking plugs or parts thereof
- B29L2031/3481—Housings or casings incorporating or embedding electric or electronic elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0379—Stacked conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10159—Memory
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/041—Solder preforms in the shape of solder balls
Definitions
- TMI through mold interconnect
- PoP package on package
- solder ball connections between the two packaged die, which may be located within a TMI opening.
- FIGS, la-lj represent cross sectional views of package structures according to embodiments.
- FIGS. 2a-2d represent top plan views of package structures according to embodiments.
- FIG. 3 represents a flow chart of a method according to embodiments.
- FIG. 4 represents a schematic of a system according to embodiments.
- Those methods/structures may include providing a substrate with a first die disposed thereon, wherein a trench may be formed between the first die and a through mold interconnect (TMI) structure.
- TMI through mold interconnect
- the trench serves to prevent the flow of a flux material that may be disposed within the TMI structure.
- FIGS, la-lj depict cross sectional views of embodiments of forming packaged structures comprising trench openings.
- at least one interconnect structure 102 which may comprise at least one solder ball 102, for example, may be placed/formed on a first substrate 100.
- the first substrate 100 may comprise any type of substrate material, such as organic or inorganic substrate materials.
- the substrate may comprise various circuitry elements, such as signaling circuitry that may be carried by traces within the first substrate 100.
- the first substrate 100 may comprise a first side 105 and a second side 107, and may comprise a first package substrate 100.
- the first substrate 100 may be formed of any standard printed circuited board (PCB) material, such as alternating layers of a patterned copper conductors (traces) and a variety of insulators such as an epoxy and fillers such as glass, silica, or other materials
- PCB printed circuited board
- the at least one interconnect structure 102 may comprise any type of interconnect structure 102, such as ball grid array (BGA) interconnects and land grid array (LGA) interconnects, for example.
- the interconnect structures 102 may be located proximate to an edge region 101/periphery of the first substrate 100.
- a first die 104 may be placed on the first substrate 100, and may be located adjacent the interconnect structures 102 (FIG. lc). In an embodiment, the first die 104 may be place/located in a center region 103 of the substrate 100.
- the first die 104 may comprise a system on a chip (SOC), and may comprise in embodiments any appropriate integrated circuit device including but not limited to a microprocessor (single or multi-core), a memory device, a chipset, a graphics device, an application specific integrated circuit, a central processing unit (CPU) or the like.
- SOC system on a chip
- CPU central processing unit
- the first die 104 may be communicatively coupled with the first substrate 100 by a plurality of die/conductive structures 106, such as by a plurality of solder balls, which may comprise ball grid array solder balls for example.
- a molding compound 108 may be formed/placed over the first substrate 100, and may surround the first die 104 and the interconnect structures 102 (FIG. Id).
- the first die 104 may be fully embedded in the molding compoundl08.
- the first die 104 may be at least partially embedded in the molding compound 108.
- the molding compound 108 may comprise such materials as epoxy materials.
- openings 112 may be formed in the molding compound 108, which may expose the solder connections 102 on the substrate 100 (FIG. le).
- the openings 112 may be formed by using a process 110, such as a laser removal process.
- Other types of processes may be utilized in order to form the openings 112, which may comprise through mold interconnect (TMI) openings/vias, in an embodiment.
- TMI through mold interconnect
- FIG. le the openings are depicted as comprising angular sidewalls, but other embodiments of the openings 112 may include substantially straight sidewalls, or may include U-shaped openings or any other suitable profiles.
- two openings/vias on each edge region 101 of the first substrate 100 may be present/formed, however in other embodiments there may be one opening 112 on each side/edge region 101 of the first substrate 100, and in other embodiments there may be more than two openings 112 in the edge regions 101 of the first substrate 100.
- At least one trench opening 116 may be formed in a portion of the molding compound 108 disposed between the first die 104 and the interconnect structures 102 (FIG. If).
- the at least one trench opening 116 may be formed with a process 114, such as a laser process, for example, wherein an opening may be formed in the molding compound 108.
- the at least one trench opening 116 may be formed at the same process step as the mold openings 112 process step.
- the at least one trench opening 116 may comprise a depth/height 117 of about 10 ⁇ (microns) to about 300 ⁇ and a width 119 of about 10 ⁇ to about 1500 ⁇ , in some embodiments, but in other embodiments may vary according to the particular application.
- a trench 216 may comprise a continuous trench 216 in an embodiment (FIG. 2a), wherein the trench 216 is formed in a continuous rectangular shape, and surrounds a die 204, such as a first die 204.
- the continuous trench 216 is located between the interconnect structures 202 (located in an edge region 201 of the substrate) and the first die 204.
- the trench 216 comprises an opening in the molding compound 208.
- the trench 216 may be formed such that it may comprise a discontinuous rectangular shape, wherein the trench portions 216 may comprise discontinuities between adjacent rectangular trench portions 216, as depicted in FIG. 2b.
- the molding compound 208 comprises a trench height that is lower in the trench areas than in the adjacent non-trench areas between the discontinuous trench areas/portions 216.
- the trench 216 may be formed in an L-shape in the corner regions of the first substrate 200. The L-shaped trench portions 216 are disposed between the first die 204 and the solder connections 202, and comprise a lower height than the adjacent non-trench L-shaped portions of the mold compound 208.
- the at least one trench opening 116 may further comprise a stiffener material 217 (FIG. 2d).
- a stiffener 217 such as a stiffener 217 comprising a metal material, may be placed/formed within the at least one trench opening 216.
- the stiffener material 217 may comprise a copper and/or a stainless steel material, for example.
- the stiffener 217 may serve to control/reduce warpage in the package structures of the embodiments herein.
- the stiffener may be placed within the at least one trench 216 by using a glue, such as an epoxy material, for example.
- a plurality of solder balls 118 may be placed/formed on the second side 107 of the first substrate 100.
- a flux material 120 may be placed/formed in the openings 212, and may cover/coat the interconnect structures 102 (FIG. lh). In an embodiment, the flux material 120 may substantially fill the opening 212, but in other embodiments the flux material 120 may only partially fill the openings 212.
- a second substratel22 may be coupled to the first substrate 100.
- the second substrate 122 may comprise a second die 124, and at least one solder ball 126.
- the second die may comprise a memory die.
- An assembly process 125 may join/couple the first substrate 100 to the second substrate 122, to form the stacked die structure 130 (FIG. lj).
- a TMI joint such as a TMI solder joint, may be formed by the joining of the solder ball from the second substrate 122 and the at least one interconnect structure 102 of the first substrate 100.
- the stacked die structure 130 (which may comprise a PoP, or a 3D stacked package structure in embodiments), such as during reflow processing of the TMI solder joint, for example, the stacked package structure 130 may undergo temperature processing of between about 150 degrees Celsius to about 260 degrees Celsius, for example.
- the trench opening 116 may serve to prevent the flow of flux, such as the flux 120, from the openings 112 to the package surface, such as towards a region near the first die 104.
- the trench opening 116 may additionally be utilized to alter the package warpage at both room temperature and at higher temperatures.
- the trench openings 116 are capable of preventing deformation/warpage of the stacked package structure 130, by preventing a flow of the flux material by preventing/breaking the capillary action induced flow of the flux material.
- FIG. 3 depicts a flow chart of a method of forming a package structure comprising a trench.
- a substrate is provided comprising solder connections on an edge portion of a first substrate, and a first die in a center portion of the first substrate.
- a molding compound is formed on the first die and on the solder connections.
- openings which may comprise TMI vias, in an embodiment, are formed in the molding compound to expose the solder connections.
- at least one trench is formed in the molding compound between the first die and the solder connections.
- the trench openings are capable of breaking a capillary action of a flow of flux that may occur, from the TMI vias towards the first die, in an embodiment.
- the trench openings may act as a reservoir/dam to collect all the preflux from flowing inside/onto the die region.
- the package structures of the embodiments herein may be coupled with any suitable type of structures capable of providing electrical
- a microelectronic device such as a die
- a next-level component to which the package structures may be coupled e.g., a circuit board
- the package structures, and the components thereof, of the embodiments herein may comprise circuitry elements such as logic circuitry for use in a processor die, for example.
- Metallization layers and insulating material may be included in the structures herein, as well as conductive contacts/bumps that may couple metal layers/interconnects to external devices/layers.
- the structures/devices described in the various figures herein may comprise portions of a silicon logic die or a memory die, for example, or any type of suitable microelectronic device/die.
- the devices may further comprise a plurality of dies, which may be stacked upon one another, depending upon the particular embodiment.
- the die(s) may be partially or fully embedded in a package structure of the embodiments.
- the various embodiments of the device structures included herein may be used for system on a chip (SOC) products, and may find application in such devices as smart phones, notebooks, tablets, wearable devices and other electronic mobile devices.
- the package structures may be included in a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobilePC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder, and wearable devices.
- the package devices herein may be included in any other electronic devices that process data.
- the embodiments herein include realization of package structures, such as 3D package structures, that display decreased warpage and increased throughput and yield.
- FIG. 4 is a schematic of a computing device 400 according to an embodiment.
- the computing device 400 houses a board 402, such as a motherboard 402 for example.
- the board 402 may include a number of components, including but not limited to a processor 404, and an on-die memory 406, that may be communicatively coupled with an integrated circuit die 403, and at least one communication chip 408.
- the processor 404 may be physically and electrically coupled to the board 402.
- the at least one communication chip 408 may be physically and electrically coupled to the board 402.
- the communication chip 406 is part of the processor 404.
- computing device 400 may include other components that may or may not be physically and electrically coupled to the board 402, and may or may not be communicatively coupled to each other.
- these other components include, but are not limited to, volatile memory (e.g., DRAM) 410, non-volatile memory (e.g., ROM) 412, flash memory (not shown), a graphics processor unit (GPU) 414, a digital signal processor (DSP) 416, a crypto processor 442, a chipset 420, an antenna 422, a display 424 such as a touchscreen display, a touchscreen controller 426, a battery 428, an audio codec (not shown), a video codec (not shown), a global positioning system (GPS) device 429, a compass 430, accelerometer, a gyroscope and other inertial sensors 432, a speaker 434, a camera 436, and a mass storage device (such as hard disk drive, or solid state drive) 440, compact disk (CD
- the communication chip 408 enables wireless and/or wired communications for the transfer of data to and from the computing device 400.
- wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 606 may implement any of a number of wireless or wired standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, Ethernet derivatives thereof, as well as any other wireless and wired protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 400 may include a plurality of communication chips 408.
- a first communication chip 408 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 1006 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- processor may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the computing device 400 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a wearable device, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the computing device 600 may be any other electronic device that processes data.
- Embodiments may be implemented as a part of one or more memory chips, controllers, CPUs (Central Processing Unit), microchips or integrated circuits
- ASIC application specific integrated circuit
- FPGA field programmable gate array
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mechanical Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Combinations Of Printed Boards (AREA)
- Semiconductor Memories (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020187002104A KR102513240B1 (ko) | 2015-06-24 | 2016-05-24 | 패키지 구조체들 내에 트렌치들을 형성하는 방법들 및 이에 의해 형성되는 구조체들 |
JP2017559676A JP6859269B2 (ja) | 2015-06-24 | 2016-05-24 | パッケージ構造にトレンチを形成する方法及びこの方法により形成された構造 |
CN201680030244.1A CN107646140A (zh) | 2015-06-24 | 2016-05-24 | 用于形成封装结构中的沟槽的方法及由此形成的结构 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/748,496 | 2015-06-24 | ||
US14/748,496 US10231338B2 (en) | 2015-06-24 | 2015-06-24 | Methods of forming trenches in packages structures and structures formed thereby |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016209475A1 true WO2016209475A1 (en) | 2016-12-29 |
Family
ID=57586553
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2016/033957 WO2016209475A1 (en) | 2015-06-24 | 2016-05-24 | Methods of forming trenches in packages structures and structures formed thereby |
Country Status (6)
Country | Link |
---|---|
US (1) | US10231338B2 (zh) |
JP (1) | JP6859269B2 (zh) |
KR (1) | KR102513240B1 (zh) |
CN (1) | CN107646140A (zh) |
TW (1) | TWI693688B (zh) |
WO (1) | WO2016209475A1 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA3012853A1 (en) * | 2016-02-12 | 2017-08-17 | Yale University | Techniques for control of quantum systems and related systems and methods |
KR102400101B1 (ko) | 2017-11-03 | 2022-05-19 | 삼성전자주식회사 | Pop 반도체 패키지 및 그를 포함하는 전자 시스템 |
EP3735711A4 (en) | 2018-01-05 | 2021-10-06 | Yale University | MATERIAL EFFICIENT FAILURE TOLERANCE OPERATIONS WITH SUPPRACONDUCTOR CIRCUITS |
JP7040032B2 (ja) * | 2018-01-17 | 2022-03-23 | 株式会社デンソー | 半導体装置 |
CN108346952B (zh) * | 2018-01-25 | 2020-11-24 | 番禺得意精密电子工业有限公司 | 电连接器固持装置 |
KR102497572B1 (ko) | 2018-07-03 | 2023-02-09 | 삼성전자주식회사 | 반도체 패키지 및 그의 제조 방법 |
KR102448238B1 (ko) | 2018-07-10 | 2022-09-27 | 삼성전자주식회사 | 반도체 패키지 |
US10770385B2 (en) | 2018-07-26 | 2020-09-08 | International Business Machines Corporation | Connected plane stiffener within integrated circuit chip carrier |
CN110572593B (zh) * | 2019-08-19 | 2022-03-04 | 上海集成电路研发中心有限公司 | 一种3d堆叠式图像传感器 |
KR20220048532A (ko) | 2020-10-12 | 2022-04-20 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090320281A1 (en) * | 2008-06-27 | 2009-12-31 | Leonel Arana | Apparatus and methods of forming package-on-package interconnects |
US20120070939A1 (en) * | 2010-09-20 | 2012-03-22 | Texas Instruments Incorporated | Stacked die assemblies including tsv die |
KR20120042240A (ko) * | 2010-10-25 | 2012-05-03 | 삼성전자주식회사 | Tmv 패키지온패키지 제조방법 |
US20150041979A1 (en) * | 2013-08-06 | 2015-02-12 | Motorola Mobility Llc | Method to enhance reliability of through mold via tmva part on part pop devices |
US20150070865A1 (en) * | 2013-09-12 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-Package Structure with Through Molding Via |
Family Cites Families (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3334693B2 (ja) | 1999-10-08 | 2002-10-15 | 日本電気株式会社 | 半導体装置の製造方法 |
SG99331A1 (en) | 2000-01-13 | 2003-10-27 | Hitachi Ltd | Method of producing electronic part with bumps and method of producing elctronic part |
US6504242B1 (en) | 2001-11-15 | 2003-01-07 | Intel Corporation | Electronic assembly having a wetting layer on a thermally conductive heat spreader |
US6597575B1 (en) | 2002-01-04 | 2003-07-22 | Intel Corporation | Electronic packages having good reliability comprising low modulus thermal interface materials |
US7036573B2 (en) | 2002-02-08 | 2006-05-02 | Intel Corporation | Polymer with solder pre-coated fillers for thermal interface materials |
US7436058B2 (en) | 2002-05-09 | 2008-10-14 | Intel Corporation | Reactive solder material |
JP4022100B2 (ja) * | 2002-05-30 | 2007-12-12 | 京セラ株式会社 | 電子部品装置の製造方法 |
US6841867B2 (en) | 2002-12-30 | 2005-01-11 | Intel Corporation | Gel thermal interface materials comprising fillers having low melting point and electronic packages comprising these gel thermal interface materials |
US7252877B2 (en) | 2003-02-04 | 2007-08-07 | Intel Corporation | Polymer matrices for polymer solder hybrid materials |
US7014093B2 (en) | 2003-06-26 | 2006-03-21 | Intel Corporation | Multi-layer polymer-solder hybrid thermal interface material for integrated heat spreader and method of making same |
US7527090B2 (en) | 2003-06-30 | 2009-05-05 | Intel Corporation | Heat dissipating device with preselected designed interface for thermal interface materials |
US7253523B2 (en) | 2003-07-29 | 2007-08-07 | Intel Corporation | Reworkable thermal interface material |
US7170188B2 (en) | 2004-06-30 | 2007-01-30 | Intel Corporation | Package stress management |
JP4137112B2 (ja) | 2005-10-20 | 2008-08-20 | 日本テキサス・インスツルメンツ株式会社 | 電子部品の製造方法 |
JP4963879B2 (ja) * | 2006-06-16 | 2012-06-27 | 株式会社ソニー・コンピュータエンタテインメント | 半導体装置および半導体装置の製造方法 |
US7823762B2 (en) | 2006-09-28 | 2010-11-02 | Ibiden Co., Ltd. | Manufacturing method and manufacturing apparatus of printed wiring board |
KR100923887B1 (ko) | 2008-01-29 | 2009-10-28 | (주)덕산테코피아 | 반도체 패키지용 솔더볼 |
US7851894B1 (en) | 2008-12-23 | 2010-12-14 | Amkor Technology, Inc. | System and method for shielding of package on package (PoP) assemblies |
US9006887B2 (en) | 2009-03-04 | 2015-04-14 | Intel Corporation | Forming sacrificial composite materials for package-on-package architectures and structures formed thereby |
KR101055509B1 (ko) | 2009-03-19 | 2011-08-08 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 |
KR101077410B1 (ko) | 2009-05-15 | 2011-10-26 | 삼성전기주식회사 | 방열부재를 구비한 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR20100132823A (ko) | 2009-06-10 | 2010-12-20 | 삼성전기주식회사 | 플립칩용 기판 및 그 제조방법 |
KR101194549B1 (ko) | 2009-06-12 | 2012-10-25 | 삼성전기주식회사 | 인쇄회로기판의 제조방법 |
KR20110030152A (ko) | 2009-09-17 | 2011-03-23 | 삼성전기주식회사 | 패키지기판 및 그 제조방법 |
KR101037450B1 (ko) | 2009-09-23 | 2011-05-26 | 삼성전기주식회사 | 패키지 기판 |
US20110076472A1 (en) | 2009-09-29 | 2011-03-31 | Jin Ho Kim | Package substrate |
KR101084910B1 (ko) | 2009-10-12 | 2011-11-17 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR20110039879A (ko) | 2009-10-12 | 2011-04-20 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR101095094B1 (ko) | 2009-10-26 | 2011-12-16 | 삼성전기주식회사 | 웨이퍼 레벨 패키지의 제조방법 |
KR101095130B1 (ko) | 2009-12-01 | 2011-12-16 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
US20110240927A1 (en) | 2009-12-23 | 2011-10-06 | Samsung Electro-Mechanics Co., Ltd. | Conductive polymer composition and conductive film formed using the same |
US20110147668A1 (en) | 2009-12-23 | 2011-06-23 | Sang Hwa Kim | Conductive polymer composition and conductive film prepared using the same |
KR101109214B1 (ko) | 2009-12-28 | 2012-01-30 | 삼성전기주식회사 | 패키지 기판 및 그 제조방법 |
KR101119303B1 (ko) | 2010-01-06 | 2012-03-20 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR101077408B1 (ko) | 2010-02-05 | 2011-10-26 | 서강대학교산학협력단 | Cmos 이미지 센서 |
US8378476B2 (en) * | 2010-03-25 | 2013-02-19 | Stats Chippac Ltd. | Integrated circuit packaging system with stacking option and method of manufacture thereof |
KR101067109B1 (ko) | 2010-04-26 | 2011-09-26 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR20120026855A (ko) | 2010-09-10 | 2012-03-20 | 삼성전기주식회사 | 임베디드 볼 그리드 어레이 기판 및 그 제조 방법 |
KR101289140B1 (ko) | 2010-09-28 | 2013-07-23 | 삼성전기주식회사 | 임베디드 인쇄회로기판 및 그 제조방법 |
KR20120035673A (ko) | 2010-10-06 | 2012-04-16 | 삼성전기주식회사 | 패키지기판 |
KR101095161B1 (ko) | 2010-10-07 | 2011-12-16 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 |
KR20120050755A (ko) | 2010-11-11 | 2012-05-21 | 삼성전기주식회사 | 반도체 패키지 기판 및 그 제조방법 |
KR101719822B1 (ko) | 2010-11-24 | 2017-03-27 | 삼성전기주식회사 | 솔더링 연결핀, 상기 솔더링 연결핀을 이용한 반도체 패키지 기판 및 반도체칩의 실장방법 |
KR20120069443A (ko) | 2010-12-20 | 2012-06-28 | 삼성전기주식회사 | 패키지 기판용 리드핀과 상기 패키지 기판용 리드핀을 포함하는 반도체 패키지 인쇄회로기판 |
KR101204233B1 (ko) | 2010-12-22 | 2012-11-26 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR101194469B1 (ko) | 2010-12-24 | 2012-10-24 | 삼성전기주식회사 | 패키지용 기판 및 그 제조방법 |
KR101255912B1 (ko) | 2010-12-31 | 2013-04-17 | 삼성전기주식회사 | 멀티 칩 패키지 |
US8162203B1 (en) | 2011-02-18 | 2012-04-24 | International Business Machines Corporation | Spherical solder reflow method |
CN103443919A (zh) | 2011-03-31 | 2013-12-11 | 三菱化学株式会社 | 三维集成电路叠层体、以及三维集成电路叠层体用层间填充材料 |
JP5837339B2 (ja) | 2011-06-20 | 2015-12-24 | 新光電気工業株式会社 | 半導体装置の製造方法及び半導体装置 |
KR101237668B1 (ko) | 2011-08-10 | 2013-02-26 | 삼성전기주식회사 | 반도체 패키지 기판 |
JP5658640B2 (ja) * | 2011-09-12 | 2015-01-28 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR101784507B1 (ko) * | 2011-12-14 | 2017-10-12 | 에스케이하이닉스 주식회사 | 반도체 적층 패키지 및 제조 방법, 이를 포함하는 전자 시스템 |
US9950393B2 (en) | 2011-12-23 | 2018-04-24 | Intel Corporation | Hybrid low metal loading flux |
KR20130082298A (ko) | 2012-01-11 | 2013-07-19 | 삼성전자주식회사 | 패키지 온 패키지 장치의 제조 방법 및 이에 의해 제조된 장치 |
KR101874803B1 (ko) * | 2012-01-20 | 2018-08-03 | 삼성전자주식회사 | 패키지 온 패키지 구조체 |
JP2013225638A (ja) | 2012-03-23 | 2013-10-31 | Toshiba Corp | 半導体装置 |
KR101867955B1 (ko) | 2012-04-13 | 2018-06-15 | 삼성전자주식회사 | 패키지 온 패키지 장치 및 이의 제조 방법 |
US9283641B2 (en) | 2012-09-25 | 2016-03-15 | Intel Corporation | Flux materials for heated solder placement and associated techniques and configurations |
US8809181B2 (en) | 2012-11-07 | 2014-08-19 | Intel Corporation | Multi-solder techniques and configurations for integrated circuit package assembly |
US9105626B2 (en) | 2012-11-21 | 2015-08-11 | Qualcomm Incorporated | High-density package-on-package structure |
US20140151096A1 (en) | 2012-12-04 | 2014-06-05 | Hongjin Jiang | Low temperature/high temperature solder hybrid solder interconnects |
US9064971B2 (en) | 2012-12-20 | 2015-06-23 | Intel Corporation | Methods of forming ultra thin package structures including low temperature solder and structures formed therby |
US20140175160A1 (en) | 2012-12-21 | 2014-06-26 | Rajen S. Sidhu | Solder paste material technology for elimination of high warpage surface mount assembly defects |
US9394619B2 (en) | 2013-03-12 | 2016-07-19 | Intel Corporation | Methods of adding dopants to conductive interconnect structures in substrate technologies and structures formed thereby |
US8896110B2 (en) | 2013-03-13 | 2014-11-25 | Intel Corporation | Paste thermal interface materials |
US8987918B2 (en) | 2013-03-14 | 2015-03-24 | Intel Corporation | Interconnect structures with polymer core |
US8920934B2 (en) | 2013-03-29 | 2014-12-30 | Intel Corporation | Hybrid solder and filled paste in microelectronic packaging |
KR102067155B1 (ko) | 2013-06-03 | 2020-01-16 | 삼성전자주식회사 | 연결단자를 갖는 반도체 장치 및 그의 제조방법 |
-
2015
- 2015-06-24 US US14/748,496 patent/US10231338B2/en active Active
-
2016
- 2016-04-21 TW TW105112429A patent/TWI693688B/zh active
- 2016-05-24 WO PCT/US2016/033957 patent/WO2016209475A1/en active Application Filing
- 2016-05-24 KR KR1020187002104A patent/KR102513240B1/ko active IP Right Grant
- 2016-05-24 CN CN201680030244.1A patent/CN107646140A/zh active Pending
- 2016-05-24 JP JP2017559676A patent/JP6859269B2/ja active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090320281A1 (en) * | 2008-06-27 | 2009-12-31 | Leonel Arana | Apparatus and methods of forming package-on-package interconnects |
US20120070939A1 (en) * | 2010-09-20 | 2012-03-22 | Texas Instruments Incorporated | Stacked die assemblies including tsv die |
KR20120042240A (ko) * | 2010-10-25 | 2012-05-03 | 삼성전자주식회사 | Tmv 패키지온패키지 제조방법 |
US20150041979A1 (en) * | 2013-08-06 | 2015-02-12 | Motorola Mobility Llc | Method to enhance reliability of through mold via tmva part on part pop devices |
US20150070865A1 (en) * | 2013-09-12 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-Package Structure with Through Molding Via |
Also Published As
Publication number | Publication date |
---|---|
KR20180011864A (ko) | 2018-02-02 |
US10231338B2 (en) | 2019-03-12 |
TWI693688B (zh) | 2020-05-11 |
JP2018518835A (ja) | 2018-07-12 |
KR102513240B1 (ko) | 2023-03-24 |
TW201705424A (zh) | 2017-02-01 |
JP6859269B2 (ja) | 2021-04-14 |
US20160381800A1 (en) | 2016-12-29 |
CN107646140A (zh) | 2018-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10231338B2 (en) | Methods of forming trenches in packages structures and structures formed thereby | |
US10256219B2 (en) | Forming embedded circuit elements in semiconductor package assembles and structures formed thereby | |
TWI625830B (zh) | 具有一被動微電子裝置設置於一封裝體中的微電子封裝技術 | |
US9159714B2 (en) | Package on wide I/O silicon | |
US10070525B2 (en) | Internal to internal coaxial via transition structures in package substrates | |
KR102108608B1 (ko) | 스케일링가능한 패키지 아키텍처 및 연관된 기법과 구성 | |
US20190103357A1 (en) | Methods of forming package on package assemblies with reduced z height and structures formed thereby | |
JP6273028B2 (ja) | 高密度モールド貫通配線を形成するための方法 | |
US9936582B2 (en) | Integrated circuit assemblies with molding compound | |
US9177831B2 (en) | Die assembly on thin dielectric sheet | |
US20160358891A1 (en) | Opossum-die package-on-package apparatus | |
US11694952B2 (en) | Horizontal pitch translation using embedded bridge dies | |
WO2017171966A1 (en) | Forming interconnect structures utilizing subtractive paterning techniques | |
WO2019112582A1 (en) | A heat dissipation structure for an integrated circuit package | |
US20210183819A1 (en) | Interposer design in package structures for wire bonding applications | |
US20170092618A1 (en) | Package topside ball grid array for ultra low z-height | |
US10658198B2 (en) | Solder resist layer structures for terminating de-featured components and methods of making the same | |
US20190104610A1 (en) | Substrate architecture for solder joint reliabilty in microelectronic package structures and methods of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16814936 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2017559676 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20187002104 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16814936 Country of ref document: EP Kind code of ref document: A1 |