WO2015050000A1 - Dispositif à semi-conducteurs et élément d'imagerie à l'état solide - Google Patents

Dispositif à semi-conducteurs et élément d'imagerie à l'état solide Download PDF

Info

Publication number
WO2015050000A1
WO2015050000A1 PCT/JP2014/074780 JP2014074780W WO2015050000A1 WO 2015050000 A1 WO2015050000 A1 WO 2015050000A1 JP 2014074780 W JP2014074780 W JP 2014074780W WO 2015050000 A1 WO2015050000 A1 WO 2015050000A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
pad
wiring
semiconductor device
metal
Prior art date
Application number
PCT/JP2014/074780
Other languages
English (en)
Japanese (ja)
Inventor
恵永 香川
宣年 藤井
正永 深沢
金口　時久
賢哉 萩本
青柳　健一
生枝 三橋
Original Assignee
ソニー株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ソニー株式会社 filed Critical ソニー株式会社
Priority to KR1020167008139A priority Critical patent/KR102329355B1/ko
Priority to US15/023,783 priority patent/US10026769B2/en
Priority to CN201480053552.7A priority patent/CN105580136B/zh
Priority to JP2015540449A priority patent/JP6429091B2/ja
Priority to KR1020217036555A priority patent/KR102429310B1/ko
Priority to CN202110188871.0A priority patent/CN113097240B/zh
Priority to CN201910897516.3A priority patent/CN110797320B/zh
Publication of WO2015050000A1 publication Critical patent/WO2015050000A1/fr
Priority to US16/001,278 priority patent/US10804313B2/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14632—Wafer-level processed structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14634—Assemblies, i.e. Hybrid structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1464—Back illuminated imager structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14687—Wafer level processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/1469—Assemblies, i.e. hybrid integration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08121—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the connected bonding areas being not aligned with respect to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081—Disposition
    • H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H01L2224/0951—Function
    • H01L2224/09515—Bonding areas having different functions
    • H01L2224/09517—Bonding areas having different functions including bonding areas providing primarily mechanical support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808—Bonding techniques
    • H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/9202—Forming additional connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices

Definitions

  • the present technology relates to a semiconductor device and a solid-state image sensor, and more particularly, to a semiconductor device and a solid-state image sensor that can more easily improve crack resistance.
  • the lower semiconductor substrate is a semiconductor substrate on the opposite side to the wire bonding or probing side (upper side).
  • the pads for wire bonding and probing are provided on the lower semiconductor substrate.
  • the load on the semiconductor substrate during wire bonding and probing is reduced below the pad. This is because it concentrates on the insulating film portion and cracks are generated.
  • the openings of those pads are deepened, so that the process time at the time of manufacturing such as pad opening becomes long.
  • the pad is located deeper than the upper semiconductor substrate on the side where wire bonding or probing is performed, the frequency of occurrence of wire bonding failure or pin contact failure during probing increases.
  • the Cu dummy pad on the bonding surface of the wafer is exposed by dry etching. Therefore, the Cu dummy pad becomes a mask, and the opening to the wire bonding pad cannot be performed.
  • the present technology has been made in view of such a situation, and makes it possible to improve the crack resistance more easily.
  • the semiconductor device includes a first substrate having a plurality of wiring layers, and a second substrate having the plurality of wiring layers and bonded to the first substrate, Between the pad provided on one of the first substrate and the second substrate and the wiring layer closest to the other substrate in the other substrate, each wiring layer is made of metal. The formed metal wiring is provided, and the other substrate side wiring layer adjacent to the pad or the metal wiring has another metal at least at the corner of the pad or the metal wiring. Wiring is placed.
  • the pad can be a wire bonding or probing pad.
  • the pad can be provided on a substrate on the side of the first substrate and the second substrate on which wire bonding or probing is performed.
  • the first substrate and the second substrate are bonded by bonding the Cu wiring provided on the surface of the first substrate and the Cu wiring provided on the surface of the second substrate. Can be like that.
  • An area without a member for forming the metal wiring is provided in a portion near the center of the surface on the bonding surface side of the metal wiring on the bonding surface of the first substrate and the second substrate. Can be.
  • the other metal wiring can be arranged on at least a side portion of the pad or the metal wiring.
  • An insulating film can be provided between the metal wiring and the substrate on which a plurality of wiring layers constituting the other substrate are stacked.
  • the region of the substrate that is in contact with the metal wiring in the substrate on which a plurality of wiring layers are stacked that constitutes the other substrate is electrically separated from other regions of the substrate by an insulator embedded in the substrate. Can do.
  • the wiring layer in which a contact is formed to connect the pad to a substrate on which a plurality of wiring layers constituting the one substrate are stacked and a wiring provided in the wiring layer of the one substrate, It can be formed of the same metal as the contact.
  • the pad can be formed on a portion of the stopper layer provided in the wiring layer in the one substrate removed by opening of the opening after the first substrate and the second substrate are joined.
  • the semiconductor device further includes a via provided in the substrate on which the plurality of wiring layers constituting the one substrate are stacked, the via penetrating through the substrate and connected to the metal wiring, and the pad including the pad, It can be provided in the upper part of the via on the surface of one substrate.
  • the pad may be formed using a metal mask provided in an opening portion of the one substrate and having an opening narrower than the opening.
  • An insulating film can be formed on the side surface of the opening of the one substrate.
  • a wiring formed of a metal different from that of the pad may be embedded, and the metal wiring may be provided in a wiring layer on the other substrate side of the wiring.
  • the wiring can be provided as the metal wiring in at least the corner portion of the pad in the wiring layer on the other substrate side adjacent to the pad.
  • An area without a member for forming the wiring can be provided in a portion near the center of the wiring surface.
  • a first substrate having a plurality of wiring layers and a second substrate having a plurality of wiring layers and bonded to the first substrate are provided, Each wiring layer is formed of a metal between a pad provided on one of the first substrate and the second substrate and a wiring layer closest to the other substrate in the other substrate.
  • another metal wiring is disposed in at least a corner portion of the pad or the metal wiring in the upper layer.
  • the semiconductor device includes a first substrate having a plurality of wiring layers, and a second substrate having the plurality of wiring layers and bonded to the first substrate,
  • the first substrate is connected to a bonding Cu pad provided on a bonding surface with the second substrate and a plurality of wiring layers, and the bonding Cu pad and Cu wiring are connected to each other.
  • Cu vias are provided, and the second substrate is provided with a bonding Cu pad that is provided on a bonding surface with the first substrate and is bonded to the bonding Cu pad. It has been.
  • a first substrate having a plurality of wiring layers, and a second substrate having a plurality of wiring layers and bonded to the first substrate are provided.
  • the first substrate includes a bonding Cu pad provided on a bonding surface with the second substrate, and a plurality of Cu layers that penetrate through the plurality of wiring layers and connect the bonding Cu pad and the Cu wiring. Vias are provided, and the second substrate is provided with another bonding Cu pad provided on the bonding surface with the first substrate and bonded to the bonding Cu pad.
  • the solid-state imaging device includes a first substrate having a plurality of wiring layers, and a second substrate having the plurality of wiring layers and bonded to the first substrate.
  • a metal is provided in each wiring layer between a pad provided on one of the first substrate and the second substrate and a wiring layer closest to the other substrate in the other substrate.
  • the wiring layer on the other substrate side adjacent to the pad or the metal wiring at least a corner portion of the pad or the metal wiring on the other layer is provided on the other side of the pad or the metal wiring.
  • Metal wiring is arranged.
  • a first substrate having a plurality of wiring layers, and a second substrate having a plurality of wiring layers and bonded to the first substrate are provided.
  • Each wiring layer is formed of a metal between a pad provided on one of the first substrate and the second substrate and a wiring layer closest to the other substrate in the other substrate.
  • another metal wiring is disposed in at least a corner portion of the pad or the metal wiring in the upper layer.
  • the crack resistance can be improved more easily.
  • the present technology relates to one semiconductor device (chip) obtained by bonding, for example, two semiconductor substrates. First, an outline of the present technology will be described.
  • Cu (copper) wiring is used to protect the corner (corner) and the lower side of the pad PD11 where the impact is concentrated during wire bonding or probing. Is placed.
  • the arrow Q11 shows a view when the pad PD11 is viewed from the normal direction of the semiconductor substrate constituting the semiconductor device, and the arrow Q12 shows the pad PD11 shown by the arrow Q11 from the bottom to the top in the figure.
  • Cu pads CPD11-1 to CPD11-4 are arranged at four corners of the pad PD11.
  • the pads CPD11-1 to CPD11-4 are also simply referred to as pads CPD11 unless it is particularly necessary to distinguish them.
  • a pad CPD21 larger than the pads CPD11 is further provided below these pads CPD11. That is, for example, as indicated by an arrow Q14, a pad CPD 21-1 and a pad CPD 21-2 are provided below the pad CPD 11-3 and the pad CPD 11-4 indicated by the arrow Q12.
  • the pads provided below the pad PD11 may be rectangular pads CPD11-1 to CPD11-4 provided below each corner of the pad PD11, for example, as indicated by an arrow Q21 in FIG. However, other shapes may be used.
  • FIG. 2 is a view of the pad PD11 as viewed from the normal direction of the semiconductor substrate constituting the semiconductor device.
  • portions corresponding to those in FIG. 1 are denoted by the same reference numerals. Description is omitted as appropriate.
  • a Cu pad CPD 31 that protects the side portion of the pad PD 11, that is, a Cu wiring, may be provided under the pad PD 11 as indicated by an arrow Q 22.
  • the pad CPD 31 is provided immediately below the side portion so as to surround the side of the pad PD 11 when the pad PD 11 is viewed from the normal direction of the semiconductor substrate. That is, the pad CPD 31 has a ring shape, and Cu constituting the pad PCD 31 does not exist under the portion near the center of the pad PD 11. In other words, a moderately Cu-free portion is provided in the vicinity of the center of the pad PCD31.
  • a pad in which one or more Cu wirings are arranged in a space closed by Cu wirings provided along the four sides of the pad PD11 may be provided.
  • the Cu wiring that protects the side portion of the pad PD11 the Cu wiring that is located in the center of the pad PD11 and connects the upper and lower sides of the pad PD11, and the pad PD11
  • a pad CPD33 made of a Cu wiring that is long in the lateral direction connecting the left and right sides is provided under the pad PD11.
  • a portion without Cu that is a material for forming the pad CPD33 is appropriately provided.
  • a rectangular pad larger than the pad PD11 may be provided as a Cu pad for protecting the pad PD11.
  • a pad of Cu or the like (wiring) that protects at least the corners and sides of the pads below the pads used for wire bonding and probing in the normal direction of the semiconductor substrate, that is, on the bonding surface side of the semiconductor substrates. ) Is provided. Also, a pad for protecting the corner portion and the side portion of the pad is provided under the protective pad. Then, the pads that protect the corners and side portions of the pads immediately above are connected (laminated) to the semiconductor substrate to be bonded to the semiconductor substrate provided with the pads for wire bonding or the like so as to spread radially, for example. ).
  • the size of the Cu pad needs to be large enough to cover the entire area of the pad PD11 so as to protect the Al pad PD11 shown in FIG. There is.
  • a Cu-free portion may be provided on the surface of the Cu pad on the bonding surface on the bonding surface side.
  • the Cu pad shape on the bonding surface into a shape like the pad CPD31 shown by the arrow Q22 in FIG. 2, for example, the area of the Cu portion on the bonding surface can be reduced, The occurrence of dishing can be suppressed.
  • the shape of the Cu pad on the bonding surface as the shape of the pad CPD32 indicated by the arrow Q23 in FIG. 2 or the pad CPD33 indicated by the arrow Q24, the occurrence of dishing can be suppressed, and the pad The portion of the joint surface under the PD 11 can be more securely protected.
  • FIG. 3 is a diagram illustrating a configuration example of an embodiment of a semiconductor device to which the present technology is applied.
  • the semiconductor device 11 shown in FIG. 3 includes an imaging device composed of, for example, a CMOS (Complementary Metal-Oxide Semiconductor) image sensor and the like, and has an upper substrate 21 and a lower substrate 22 bonded to each other.
  • a dotted line between the upper substrate 21 and the lower substrate 22 represents a bonding surface between the upper substrate 21 and the lower substrate 22.
  • the upper substrate 21 includes a Si substrate 31 and a wiring layer 32 stacked on the Si substrate 31.
  • the wiring layer 32 is composed of a plurality of wiring layers. Further, on the upper side of the figure of the Si substrate 31, an on-chip lens 33 that collects light from the subject, and a color filter 34 that transmits light of a predetermined color among the light collected by the on-chip lens 33. Is provided. Further, the wiring layer 32 is also provided with a wire bonding pad 35 made of Al.
  • the lower substrate 22 includes a Si substrate 41 and a wiring layer 42 laminated on the Si substrate 41, and an insulating film 43 is provided on a part of the wiring layer 42 in contact with the Si substrate 41.
  • the wiring layer 42 is composed of a plurality of wiring layers.
  • a pad for protecting the pad 35 is provided in each layer.
  • These pads and the Si substrate 41 are insulated by an insulating film 43.
  • a pad group 44 composed of a plurality of pads (wirings) for protecting the Cu pad or Al pad 35 directly above is provided between the pad 35 and the insulating film 43.
  • each wiring layer from the pad 35 to the insulating film 43 is provided with a pad for protecting the pad at least in the corner portion of the pad on the upper side in the drawing. That is, pads for protecting the pads 35 are stacked.
  • the shape of the Cu pad in each layer is the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • each Cu pad on the lower side in the drawing of the pad 35 the crack resistance can be improved. Therefore, when a wire bonding is performed on the pad 35 from the upper side in the drawing with a simple configuration in which a protective pad is provided on the lower side in the drawing of the pad 35, each of the pads 35 on the lower side in the drawing is shown. It is possible to prevent the insulating film of the wiring layer from being damaged by stress.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21.
  • the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the metal pads provided on the upper substrate 21 may be prepared on the upper substrate 21 in advance, or a metal pad layer may be formed after opening the pads.
  • FIG. 3 a method for manufacturing the semiconductor device 11 shown in FIG. 3 will be described with reference to FIGS. 4 to 6, the same reference numerals are given to the portions corresponding to those in FIG. 3, and the description thereof will be omitted as appropriate.
  • FIGS. 4 to 6 a part of the wiring structure of the semiconductor device 11 is simplified for easy understanding. For this reason, FIG. 3 and FIGS. 4 to 6 have a part in which a part of the wiring structure is different.
  • a wiring layer L11 provided with a Cu wiring connected to a base device such as a transistor is formed on the Si substrate 31, and a wiring layer L12 above the wiring layer L11 is formed. Then, an Al wiring structure is formed. For example, a pad 35 or other Al wiring is formed as an Al wiring structure.
  • an SiO 2 film and a carbon-containing silicon oxide (SiOC) film having a thickness of 500 to 5000 nm are formed as an interlayer insulating film FL11 on the surface of the wiring layer L12.
  • the film forming method may be either a CVD (Chemical Vapor Deposition) method or a spin coating method.
  • the SiO 2 film and the carbon-containing silicon oxide (SiOC) film formed on the surface of the wiring layer L12, that is, the interlayer insulating film FL11 is only 100 to 4000 nm by the CMP (chemical mechanical polishing) method. Polished and flattened.
  • a Cu wiring structure connected to the Al wiring is formed in the wiring layer L13.
  • the process up to CMP of Cu is performed.
  • the Cu wiring structure 51 connected to the Al wiring, particularly the metal pad portion such as the pad 35, provided in the wiring layer L12 is a metal pad like the pad CPD11 and the pad CPD31 shown in FIG. It is laid out so as to be placed directly under the four corners and sides.
  • the Cu wiring structure 51 may be a so-called via structure or a wiring structure, and the wiring width is any width within the range of 0.2 to 50 ⁇ m. May be.
  • the upper substrate 21 is obtained through the above steps.
  • the lower substrate 22 is manufactured as shown in FIG.
  • the insulating film 43 is embedded in the Si substrate 41 having the device.
  • the insulating film 43 may be a SiO 2 film or a SiN film.
  • the buried film thickness of the insulating film 43 may be any film thickness as long as it is in the range of 10 to 1000 nm.
  • a contact connected to the Si substrate 41 is formed in the wiring layer L21 in the same manner as the upper substrate 21 described above.
  • the contact does not reach the Si substrate 41, and the bottom reaches only on the insulating film 43 or into the insulating film 43.
  • a Cu wiring structure is formed in the wiring layer L22 made of several wiring layers above the wiring layer L21 in the same manner as the upper substrate 21 described above.
  • a Cu wiring structure 52 is formed above the insulating film 43 in the drawing.
  • up to CMP of Cu is performed in the uppermost layer of the plurality of wiring layers constituting the wiring layer L22.
  • the Cu pads (wirings) forming the Cu wiring structure 52 such as the pads CPD11 and CPD31 shown in FIG. A Cu pad disposed immediately below is formed.
  • the lower substrate 22 is obtained through the above steps.
  • the Cu wiring structure 51 and the Cu wiring structure 52 are joined to form the Cu pad group 44 shown in FIG.
  • JP 2012-256736 A a method described in JP 2012-256736 A is used for bonding the upper substrate 21 and the lower substrate 22.
  • the Si substrate 31 of the upper substrate 21 is thinned by using a method described in, for example, Japanese Patent Application Laid-Open No. 2007-234725, and then the surface of the Si substrate 31 is formed.
  • An insulating film FL21 is formed.
  • the insulating film FL21 may be a SiO 2 film, a SiN film, or a laminated film thereof. Further, the insulating film FL21 may have any film thickness as long as it is in the range of 10 to 3000 nm.
  • the pad opening is patterned using a general lithography technique and a dry etching technique, and is previously formed in the wiring structure of the upper substrate 21. A part or all of the Al pad 35 is exposed. That is, the opening OP11 for exposing the pad 35 to the upper substrate 21 is provided. Thereby, wire bonding to the pad 35 becomes possible.
  • an on-chip lens 33 and a color filter 34 are provided on the upper substrate 21 to form the semiconductor device 11.
  • the process after the upper substrate 21 and the lower substrate 22 are joined depends on the device to which the present technology is applied. However, when the present technology is applied to a solid-state imaging device, for example, Japanese Patent Application Laid-Open No. 2007-234725. Are performed.
  • the metal pad such as Al is protected by the pad (metal wiring) such as Cu provided thereunder, so when performing wire bonding or probing on the metal pad. Further, it is possible to suppress damage to the insulating film under the pad. That is, the crack resistance of the semiconductor device 11 can be improved with a simple configuration in which a protective pad is provided.
  • a metal pad such as Al can be provided on the substrate on the wire bonding or probing side, that is, the upper substrate 21, the occurrence of wire bonding failure or pin contact failure can be suppressed. . Furthermore, when creating a metal pad, the process time during manufacturing (when the pad is opened) can be shortened, and productivity can be improved.
  • a pad for protecting the metal pad between the metal pad provided on the upper substrate and the lower substrate when bonding (bonding) two substrates, a pad for protecting the metal pad between the metal pad provided on the upper substrate and the lower substrate.
  • a pad that protects the metal pad is stacked between the metal pad provided on the upper substrate of the three or more bonded substrates and the lower substrate. That's fine.
  • the semiconductor device 11 is configured as shown in FIG. 7, for example.
  • parts corresponding to those in FIG. 3 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.
  • the semiconductor device 11 shown in FIG. 7 is different from the semiconductor device 11 shown in FIG. 3 in that the insulating film 43 is not provided and the insulating film 71-1 and the insulating film 71-2 are provided on the Si substrate 41. Different.
  • the Si substrate 41 includes an insulating film 71-1 and an insulating film 71 so as to surround a region where the Cu pad (pad group 44) provided below the pad 35 contacts the Si substrate 41. -2 is provided.
  • the region electrically connected to the Cu pad in the Si substrate 41 and the other region of the Si substrate 41 are electrically separated. Yes.
  • a wiring layer L11 provided with Cu wiring connected to a base device such as a transistor is formed on the Si substrate 31, and a wiring layer L12 above the wiring layer L11 is formed. Then, an Al wiring structure is formed. For example, a pad 35 or other Al wiring is formed as an Al wiring structure.
  • a 500 to 5000 nm thick SiO 2 film and a carbon-containing silicon oxide (SiOC) film are formed as an interlayer insulating film FL11 on the surface of the wiring layer L12.
  • the film forming method may be either a CVD method or a spin coating method.
  • the SiO 2 film and the carbon-containing silicon oxide (SiOC) film formed on the surface of the wiring layer L12, that is, the interlayer insulating film FL11 are polished by the CMP method by 100 to 4000 nm to be flattened. Is done.
  • a Cu wiring structure connected to the Al wiring is formed in the wiring layer L13.
  • the process up to CMP of Cu is performed.
  • the Cu wiring structure 51 connected to the Al wiring, particularly the metal pad portion such as the pad 35, provided in the wiring layer L12 is a metal pad like the pad CPD11 and the pad CPD31 shown in FIG. It is laid out so as to be placed directly under the four corners and sides.
  • the Cu wiring structure 51 may be a so-called via structure or a wiring structure, and the wiring width is any width within the range of 0.2 to 50 ⁇ m. May be.
  • the upper substrate 21 is obtained through the above steps.
  • the lower substrate 22 is manufactured as shown in FIG.
  • the insulating film 71-1 and the insulating film 71-2 are embedded in the Si substrate 41 having the device.
  • the insulating film 71-1 and the insulating film 71-2 may be SiO 2 films or SiN films.
  • the buried film thickness of the insulating film 71-1 and the insulating film 71-2 may be any film thickness as long as it is in the range of 10 to 1000 nm.
  • a contact connected to the Si substrate 41 is formed in the wiring layer L21 in the same manner as the upper substrate 21 as shown by an arrow Q72.
  • a Cu wiring structure is formed in the wiring layer L22 made of several wiring layers above the wiring layer L21 in the same manner as the upper substrate 21 described above.
  • a Cu wiring structure 52 is formed above the insulating film 71-1 and the insulating film 71-2.
  • up to CMP of Cu is performed.
  • the Cu pads (wirings) forming the Cu wiring structure 52 such as the pads CPD11 and CPD31 shown in FIG. A Cu pad disposed immediately below is formed.
  • the lower substrate 22 is obtained through the above steps.
  • the upper substrate 21 and the lower substrate 22 are bonded so as to face each other.
  • the wiring layer 32 constituting the upper substrate 21 and the wiring layer 42 constituting the lower substrate 22 are disposed so as to face each other, and the Cu portions facing each other are bonded to each other and face each other.
  • the insulating film portions are joined together.
  • JP 2012-256736 A a method described in JP 2012-256736 A is used for bonding the upper substrate 21 and the lower substrate 22.
  • the Si substrate 31 of the upper substrate 21 is thinned by using a method described in, for example, Japanese Patent Application Laid-Open No. 2007-234725, and thereafter, on the surface of the Si substrate 31.
  • An insulating film FL21 is formed.
  • the insulating film FL21 may be a SiO 2 film, a SiN film, or a laminated film thereof. Further, the insulating film FL21 may have any film thickness as long as it is in the range of 10 to 3000 nm.
  • a resist RG11 is provided on the insulating film FL21. Then, a general lithography technique and a dry etching technique are used to pattern the pad opening, and a part or all of the Al pad 35 previously created in the wiring structure of the upper substrate 21 is exposed. .
  • an opening OP11 for exposing the pad 35 to the upper substrate 21 is formed. Wire bonding from the opening OP11 to the pad 35 becomes possible.
  • an on-chip lens 33 and a color filter 34 are provided on the upper substrate 21 to form the semiconductor device 11.
  • the process after the upper substrate 21 and the lower substrate 22 are joined depends on the device to which the present technology is applied. However, when the present technology is applied to a solid-state imaging device, for example, Japanese Patent Application Laid-Open No. 2007-234725. Are performed.
  • the metal pad provided on the upper substrate of the semiconductor device may be manufactured in the middle of forming the Cu wiring on the upper substrate. There is no need to provide a wiring layer. Thereby, the pad formation process by Al wiring can be reduced.
  • the semiconductor device when a metal pad is fabricated simultaneously with contact formation, the semiconductor device is configured, for example, as shown in FIG. In FIG. 11, parts corresponding to those in FIG. 3 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.
  • the semiconductor device 101 includes an upper substrate 21 and a lower substrate 22 that are bonded to each other.
  • a dotted line between the upper substrate 21 and the lower substrate 22 indicates an upper substrate 21 and a lower substrate 22. Represents the joint surface.
  • the upper substrate 21 includes an Si substrate 31 and a wiring layer 32, and an on-chip lens 33 and a color filter 34 are provided on the upper side of the Si substrate 31 in the drawing.
  • the wiring layer L31 provided adjacent to the Si substrate 31 in the wiring layer 32 composed of a plurality of wiring layers has a wire bonding pad 111 and contacts 112-1 through 112-1 formed of tungsten (W). A contact 112-5 is provided.
  • the contacts 112-1 to 112-5 are also simply referred to as contacts 112 when it is not necessary to distinguish the contacts 112-1 to 112-5.
  • the contact 112 electrically connects a transistor (not shown) provided in the Si substrate 31 and a Cu wiring provided in a wiring layer immediately below the wiring layer L31.
  • the pad 111 is provided in the wiring layer L31 in which such a contact 112 is formed.
  • the lower substrate 22 includes a Si substrate 41 and a wiring layer 42.
  • a pad for protecting the pad 111 formed of Cu as indicated by an arrow A11. are provided in each layer. More specifically, an insulating film is formed on the surface of the Si substrate 41 so that the pad for protecting the pad 111 and the Si substrate 41 are not in electrical contact.
  • a Cu pad that protects the pad 111 is provided at least in the corner of the pad 111 in the wiring layer on the lower side in the drawing of the pad 111.
  • the wiring layer on the lower side has a Cu pad for further protecting the Cu pad for protecting the pad 111 at least at the corner of the Cu pad immediately above it. Is provided.
  • each wiring layer from the pad 111 to the Si substrate 41 is provided with a pad for protecting the pad at least at the corner of the upper pad in the drawing. That is, pads for protecting the pads 111 are stacked.
  • the Cu pad shape in each layer is the pad shape with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • each Cu pad on the lower side of the pad 111 in the drawing, the crack resistance can be easily improved.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21. As a result, the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by a Cu pad that protects the pad 111.
  • the semiconductor device 101 illustrated in FIG. 11 illustrates a cross section of a solid-state imaging device as the semiconductor device 101.
  • a contact 112 is formed in the wiring layer L31 of W (tungsten) as a contact electrode for electrical connection with the Cu wiring after the transistor is manufactured inside the Si substrate 31.
  • a wide pad 111 as a wire bonding pad is produced simultaneously with the production of the contact 112.
  • an oxide film is formed by CVD on the portion of the wiring layer L31 to be wired with W, and then patterned by lithography, and then a necessary pattern portion is opened by dry etching. .
  • W is deposited on the opened portion by CVD, and the excess portion is removed by CMP to form the contact 112 and the pad 111.
  • Cu pads (Cu wirings) for protecting the pads 111 extend from the Si substrate 41 to the bonding surface with the upper substrate 21, as in the upper substrate 21. Made while protecting the sides.
  • the Cu wiring in the wiring layer adjacent to the Si substrate 41 is electrically separated from the Si substrate 41 by the insulating film so as not to be in electrical contact with the Si substrate 41.
  • the upper substrate 21 and the lower substrate 22 are manufactured, the upper substrate 21 and the lower substrate 22 are bonded, and the opening OP21 of the pad 111 is further manufactured, and wire bonding to the pad 111 is performed.
  • the pad 111 for wire bonding can be formed at the same time as the contact 112 made of the same material (metal) as the pad 111 without going through a special wiring process.
  • the pad 111 can be easily manufactured. That is, the semiconductor device 101 can be manufactured with fewer steps.
  • FIGS. 12 and 13 is an example of a process for forming a wire bonding pad after the upper substrate 21 and the lower substrate 22 are bonded, and before the on-chip lens 33 and the color filter 34 are formed, the wire bonding is performed. This is an example of forming a pad for use.
  • the wiring layer 32 is formed on the Si substrate 31 constituting the upper substrate 21.
  • the stopper layer 141 for the pad opening process is formed together with the Cu wiring in the wiring layer L41 of the wiring layer 32 composed of a plurality of wiring layers.
  • a Cu wiring 142 is formed in the wiring layer L41.
  • the upper layer of the wiring layer L41 in the drawing that is, each wiring layer located on the bonding surface side, is made of Cu so as to protect the metal pad formed in the stopper layer 141 portion.
  • a pad (wiring) is formed.
  • the Cu pad for protecting the metal pad is, for example, a pad having the shape shown in FIG. 2, and is formed by each wiring layer from the stopper layer 141 to the bonding surface with the lower substrate 22.
  • the upper substrate 21 is manufactured, the lower substrate 22 is manufactured in the same manner. Then, as indicated by an arrow Q92, the upper substrate 21 and the lower substrate 22 are bonded so as to face each other. Specifically, the wiring layer 32 constituting the upper substrate 21 and the wiring layer 42 constituting the lower substrate 22 are disposed so as to face each other, and the Cu portions facing each other are bonded to each other and face each other. The insulating film portions are joined together.
  • the Si substrate 31 is subsequently thinned.
  • an insulating film 43 is provided on a part of the lower substrate 22 in contact with the Si substrate 41 of the wiring layer 42. Also, between the wiring layer 32 and the wiring layer 42 from the stopper layer 141 to the insulating film 43, a pad for protecting a wire bonding pad formed of Cu is provided in each layer. The pad and the Si substrate 41 are insulated by the insulating film 43. That is, between the stopper layer 141 and the insulating film 43, there is provided a pad group 143 composed of a plurality of Cu pads for protecting the metal pads formed in the stopper layer 141 portion.
  • each Cu pad provided between the stopper layer 141 and the insulating film 43 is, for example, the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • the crack resistance can be improved with a simple configuration.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21.
  • the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by the Cu pad.
  • a resist RG21 is formed on the surface of the Si substrate 31 in the upper substrate 21 as shown by an arrow Q93, and the wire bonding pad portion is opened by lithography and dry processing. Is done. That is, a partial region of the Si substrate 31, the insulating film, and the stopper layer 141 are removed to form the opening OP31.
  • the opening OP31 is a connection hole (via) for a wire bonding pad.
  • the insulating film on the surface of the Si substrate 31 and the bottom portion of the opening OP31 is removed by etch back or the like. Is done. As a result, the insulating film 144 is provided only on the side wall portion of the opening OP31.
  • an Al film is formed in the opening OP31, and the Al film is polished by CMP or the like to form a wire bonding pad 145.
  • the pad 145 can be manufactured.
  • the pad 145 is manufactured, as shown by an arrow Q96, the on-chip lens 33 and the color filter 34 are formed on the upper substrate 21, and the semiconductor device 151 having the upper substrate 21 and the lower substrate 22 is obtained. . Then, the ball 146 is disposed on the bottom portion of the pad 145 and wire bonding is performed.
  • the stopper layer 141 is prepared on the upper substrate 21, and after the upper substrate 21 and the lower substrate 22 are joined, the stopper layer 141 is removed and the pad 145 is manufactured.
  • the receptacle can be formed on an arbitrary wiring layer such as the first wiring layer in the upper substrate 21.
  • a through via that is, a structure to be a contact is formed later, and after the bonding, the through via (contact) is cut out to form a wire.
  • a bonding pad may be formed, and in such a case, it is not necessary to dig a deep hole in a severe process after bonding the substrates, and a wire bonding pad can be formed.
  • connection holes 181-1 and 181-2 are formed on the Si substrate 31, and the surfaces of the connection holes 181-1 and 181-2 are formed. Then, an insulating film 182 is formed on the surface of the Si substrate 31.
  • connection hole 181-1 and the connection hole 181-2 are also simply referred to as a connection hole 181 when it is not necessary to distinguish between them.
  • the Si substrate 31 is not penetrated by the connection hole 181.
  • connection hole 181 is filled with Al.
  • the Al film 183 formed on the surface of the Si substrate 31 is removed by CMP or the like until the insulating film 182 on the surface of the Si substrate 31 is removed.
  • a via 184-1 formed of Al filled in the connection hole 181-1 and a via 184-2 formed of Al filled in the connection hole 181-2 are obtained.
  • the via 184-1 and the via 184-2 are also simply referred to as a via 184 when it is not necessary to distinguish between them.
  • the via 184 has been described here as being formed of Al (aluminum), any other conductive material such as polysilicon, tungsten, copper (Cu), titanium, tantalum, and ruthenium can be used. It may be formed.
  • a transistor is formed in the Si substrate 31, or the wiring layer 32 is stacked on the Si substrate 31 to form the upper substrate 21.
  • a Cu pad for protecting a wire bonding pad indicated by an arrow A21 is formed in each layer of the wiring layer 32.
  • the Cu pad and the via 184 are connected to the wiring layer 32.
  • the contacts 185-1 and 185-2 are electrically connected to each other.
  • the Cu pad and the via 184-1 are electrically connected by the contact 185-1
  • the Cu pad and the via 184-2 are electrically connected by the contact 185-2.
  • the contact 185-1 and the contact 185-2 are also simply referred to as a contact 185 when it is not necessary to distinguish between them.
  • the upper substrate 21 is manufactured, the lower substrate 22 is manufactured in the same manner. Then, as shown by an arrow Q105 in FIG. 15, the upper substrate 21 and the lower substrate 22 are bonded so as to face each other.
  • an insulating film 43 is provided on a part of the portion of the lower substrate 22 in contact with the Si substrate 41 of the wiring layer. Further, between the contact 185 and the insulating film 43 in the wiring layer 32 and the wiring layer 42, as shown by an arrow A22, a wire bonding pad, more specifically, the pad is connected. A pad for protecting the via 184 is provided in each layer. These Cu pads and the Si substrate 41 are insulated by an insulating film 43.
  • each Cu pad provided between the contact 185 and the insulating film 43 is, for example, the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • the crack resistance can be improved with a simple configuration.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21. As a result, the occurrence of wire bonding failure and pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by the Cu pad.
  • the contact 185 may also have a shape that protects the via 184, that is, the shape of the pad described with reference to FIG.
  • the Si substrate 31 is then thinned as indicated by an arrow Q106.
  • the via 184 is cut out on the surface of the Si substrate 31. That is, the via 184 penetrates the Si substrate 31.
  • an Al film 186 is formed on the surface of the Si substrate 31, a resist RG32 is formed on the film 186, and a pad is formed by lithography, dry processing, or the like. .
  • a wire bonding pad 187 is formed on the via 184-1 and the via 184-2 on the surface of the Si substrate 31. Further, an on-chip lens 33 and a color filter 34 are formed on the Si substrate 31, so that a semiconductor device 191 having the upper substrate 21 and the lower substrate 22 is obtained. Then, a ball is placed on the pad 187 and wire bonding is performed.
  • the pad 187 can be easily formed by forming the via 184 (contact) for electrically connecting the wire bonding pad 187 and the wiring layer 32 to the Si substrate 31 constituting the upper substrate 21. Will be able to.
  • the above-described metal pad such as Al and Cu wiring can be provided in the same layer.
  • an Al pad is produced during the production of the Cu wiring.
  • a method for manufacturing such a metal pad is described in Japanese Patent Application Laid-Open No. 2012-15278.
  • a metal pad such as Al and Cu wiring are in the same layer, and the pad and Cu wiring need to be provided at the same height. That is, the thickness of the metal pad such as Al and the thickness of the Cu wiring must be the same.
  • the height of the Al pad is made equal to the height of the Cu wiring, the film thickness of the Al pad becomes insufficient, the pad breaks during wire bonding, or the alloying of Al and Au is insufficient. Connection failure may occur.
  • a method for forming a metal pad such as Al having a sufficiently thick film thickness without causing a defective device operation is desired. Therefore, in the present technology, by using a metal mask, it is possible to more easily produce a metal pad of Al or the like with a sufficient film thickness without causing a defective device operation.
  • FIG. 17 the same reference numerals are given to the portions corresponding to those in FIG. 3, and description thereof will be omitted as appropriate. Further, in this semiconductor device, the description will be continued assuming that a wire bonding pad is manufactured as a metal pad.
  • the upper substrate 21 and the lower substrate 22 are manufactured, and the upper substrate 21 and the lower substrate 22 are bonded so as to face each other.
  • the wiring layer 32 constituting the upper substrate 21 and the wiring layer 42 constituting the lower substrate 22 are disposed so as to face each other, and the Cu portions facing each other are bonded to each other and face each other.
  • the insulating film portions are joined together.
  • the upper substrate 21 includes a Si substrate 31 and a wiring layer 32 including a plurality of wiring layers.
  • the wiring layer 32 includes a wiring layer L51 provided with a contact made of tungsten (W), a wiring layer L52 provided with a Cu wiring, and a wiring layer L53 provided with an Al wiring.
  • the lower substrate 22 includes a Si substrate 41 and a wiring layer 42.
  • an insulating film 43 is provided on a part of the lower substrate 22 that is in contact with the Si substrate 41 of the wiring layer 42. Further, as shown by an arrow A31, between the portion of the wiring layer 32 and the wiring layer 42 where the Al pad is provided and the insulating film 43, a wire bonding pad formed of Cu is protected. Pads are provided in each layer, and these pads and the Si substrate 41 are insulated by an insulating film 43.
  • each Cu pad provided between the portion where the Al pad is provided and the insulating film 43 is, for example, the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • the crack resistance can be improved with a simple configuration.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21.
  • the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by the Cu pad.
  • a resist RG41 is formed on the surface of the Si substrate 31, and this resist RG41 is used as a mask to form W, Cu, Al, etc. under the Si substrate 31.
  • An opening OP41 is formed as a connection hole reaching the metal. Then, the resist RG41 is removed from the Si substrate 31 as indicated by an arrow Q112.
  • the metal mask MM11 is used, and the metal including Ti (titanium) or Zr (zirconium) serving as the barrier metal is formed only in the opening portion of the metal mask MM11 in the upper substrate 21. Be filmed. Further, a metal mask MM11 is used, and Al is formed only on the opening portion of the metal mask MM11 in the upper substrate 21. Thus, Al pads 221 for wire bonding are formed on the wiring layer L51 and the wiring layer L52 in the opening OP41, and the semiconductor device 231 including the upper substrate 21 and the lower substrate 22 is formed.
  • the opening of the metal mask MM1 needs to be made sufficiently small so that the pad 221 does not come into contact with the Si substrate 31.
  • the width of the opening of the metal mask MM1 in the horizontal direction in the drawing is sufficiently narrower than the width of the opening OP41.
  • the pad 221 is formed across the two wiring layers L51 and L52 and has a sufficient thickness.
  • the pad 221 is thicker in the vertical direction in the drawing than the Cu wiring layer provided in the wiring layer L52.
  • a Cu pad for protecting each corner and side of the pad 221 is provided between the pad 221 and the insulating film 43.
  • a part of the Cu pad is embedded in the pad 221.
  • the layer in contact with the pad 221 may be any layer such as a wiring layer L51 provided with contacts, a wiring layer L52 provided with Cu wiring, or a wiring layer L53 provided with Al wiring.
  • the pad 221 may be formed of a metal such as Co, Ni, Pd, Pt, and Au, or Co, Ni, Pd, Pt, and Au may be used as a barrier metal. Also good.
  • the wiring can be easily performed with fewer processes in the layer in which the metal wiring of other materials such as Cu is provided.
  • a pad 221 for bonding can be manufactured.
  • the thickness of the Al pad 221 and the thickness of the metal wiring such as Cu can be made different from each other, and it is possible to prevent the occurrence of defective device operation.
  • the metal pad 221 made of Al or the like is prevented from contacting the Si substrate 31 by reducing the opening of the metal mask MM11.
  • the opening OP41 which is a connection hole and the opening of the metal mask MM11 there is a concern that the Si substrate 31 and the Al pad 221 come into contact with each other.
  • the insulating film is left only on the side surface of the opening OP41. Therefore, contact with the Si substrate 31 can be prevented by forming the pad 221 after that.
  • the opening OP41 is formed in the upper substrate 21 by the process shown by the arrow Q121 and the arrow Q122 in FIG. Note that the steps indicated by arrows Q121 and Q122 are the same as the steps indicated by arrows Q111 and Q112 in FIG.
  • Each layer is provided with a pad for protecting the wire bonding pad.
  • an insulating film 241 is formed on the surfaces of the Si substrate 31 and the opening OP41 as indicated by an arrow Q123.
  • the insulating film 241 formed on the surface of the Si substrate 31 and the bottom portion of the opening OP41 is removed by etch back. As a result, the insulating film 241 is formed only on the side surface portion of the opening OP41.
  • the metal mask MM11 is used, and Al is formed only on the opening portion of the metal mask MM11 in the upper substrate 21.
  • Al pads 221 for wire bonding are formed on the wiring layer L51 and the wiring layer L52 in the opening OP41, and the semiconductor device 231 including the upper substrate 21 and the lower substrate 22 is formed. And wire bonding is performed with respect to the pad 221 produced in this way.
  • a metal containing at least Ti or Zr can be used as a barrier metal on the top surface, bottom surface, or both surfaces of the Al pad 221.
  • the pad 221 may be formed of a metal such as Co, Ni, Pd, Pt, and Au, or Co, Ni, Pd, Pt, and Au may be used as a barrier metal. Also good. Further, although SiO 2 is preferably used as the insulating film 241, a film such as SiN or SiOCH may be used.
  • the insulating film 241 on the side surface of the opening OP41 and forming the wire bonding pad 221 using the metal mask MM11 a sufficiently thick pad can be formed.
  • the resistance to pad cracking during bonding can be dramatically improved. Further, the contact between the pad 221 and the Si substrate 31 can be prevented.
  • the wiring can be easily performed with fewer steps in the layer in which the metal wiring of another material such as Cu is provided.
  • a pad 221 for bonding can be manufactured.
  • the thickness of the Al pad 221 and the thickness of the metal wiring such as Cu can be made different from each other, and it is possible to prevent the occurrence of defective device operation.
  • ⁇ Eighth embodiment> ⁇ Configuration example of semiconductor device>
  • the semiconductor device is configured as shown in FIG. 20, for example.
  • parts corresponding to those in FIG. 3 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.
  • the semiconductor device 271 includes an upper substrate 21 and a lower substrate 22 that are bonded to each other.
  • a dotted line between the upper substrate 21 and the lower substrate 22 indicates the upper substrate 21 and the lower substrate 22. Represents the joint surface.
  • the upper substrate 21 includes an Si substrate 31 and a wiring layer 32, and an on-chip lens 33 and a color filter 34 are provided on the upper side of the Si substrate 31 in the drawing.
  • the upper substrate 21 is provided with a wire bonding pad 281 formed of Al at the bottom of the opening OP51, and Cu wiring 282 is embedded in the pad 281.
  • the lower substrate 22 includes an Si substrate 41 and a wiring layer 42, and an insulating film 43 is provided on a part of the wiring layer 42 in contact with the Si substrate 41.
  • a pad for protecting the pad 281 formed of Cu as shown by an arrow A41 between the wiring bonding pad 281 and the insulating film 43 in the wiring layer 32 and the wiring layer 42. are provided in each layer.
  • the lower wiring layer is provided with a Cu pad that is electrically connected to the Cu wiring 282 and protects the pad 281.
  • the wiring layer on the lower side has a Cu pad for further protecting the Cu pad protecting the pad 281 at least at the corner portion of the Cu pad immediately above it. Is provided.
  • each wiring layer from the pad 281 to the insulating film 43 is provided with a pad for protecting the pad at least at the corner portion of the upper pad in the drawing. That is, pads for protecting the pads 281 are stacked.
  • the shape of the Cu pad in each layer is the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • each Cu pad on the lower side of the pad 281 in the drawing, the crack resistance can be easily improved.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21. As a result, the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by a Cu pad that protects the pad 281.
  • the pad 281 is provided across the wiring layer L61 and the wiring layer L62 as shown on the lower side in the drawing.
  • the figure shown below in the figure is a figure which expands and shows the part of the square area
  • the wiring layer L61 on which the pads 281 are formed is provided with vias for electrically connecting the upper and lower Cu wirings, and the wiring layer L62 is provided with Cu wirings.
  • the Cu wiring 282 embedded in the Al pad 281 is arranged in the wiring layer L62 provided with another Cu wiring.
  • the wire bonding pad 281 so as to embed the Cu wiring 282
  • the pad 281 can be provided in the wiring layer close to the Si substrate 31, the aspect ratio of the width and depth of the opening OP51 can be reduced.
  • the Cu pad provided immediately below the pad 281 is not provided at the corner portion of the pad 281, but the Cu pad immediately below the pad 281 is provided on the Cu wiring 282 immediately above the pad 281.
  • the Cu wiring 282 is protected at the corner. Therefore, even in such a structure, the crack resistance can be improved by providing the protective pads for the pads 281 stacked between the insulating films 43.
  • FIGS. 21 and 22 ⁇ Description of semiconductor device manufacturing process>
  • a method for manufacturing the semiconductor device 271, particularly the pad 281 will be described with reference to FIGS. 21 and 22, the same reference numerals are given to the portions corresponding to those in FIG. 20, and description thereof will be omitted as appropriate.
  • the wiring structure of the semiconductor device 271 shown in FIG. 20 is simplified for easy understanding.
  • an Al film 311 serving as a pad material for a wire bonding pad 281 is formed before Cu wiring is formed in an arbitrary wiring layer constituting the wiring layer 32 of the upper substrate 21.
  • a resist RG51 is formed on the surface of the Al film 311.
  • lithography and dry etching are performed to form a groove 312 for embedding the Cu wiring 282 as indicated by an arrow Q132, and the resist RG51 is removed.
  • the layer where the wire bonding pad 281 is formed may be any wiring layer as long as it is the same layer as the Cu wiring, but the aspect ratio of the width and depth of the opening OP51 of the pad 281 is reduced. From the viewpoint, a lower layer wiring, that is, a wiring layer close to the Si substrate 31 is preferable.
  • the Al film 311 is processed by lithography and dry etching so as to obtain a pad 281 so as to have a layout necessary as a wire bonding pad.
  • an interlayer insulating film 313 of a Cu wiring layer is formed on the pad 281 as indicated by an arrow Q135, and the interlayer is formed by CMP until a flatness necessary for stacking the wiring layers is obtained as indicated by an arrow Q136.
  • the insulating film 313 is planarized.
  • a barrier metal and Cu film 316 is formed in the groove 314 and the groove 315, and as shown by an arrow Q139, the film 316 is processed to form a Cu wiring 282 or The other Cu wiring 317 is used.
  • the lower substrate 22 is also fabricated while fabricating a Cu wiring structure for protecting the corners and sides of the pads 281.
  • the Si substrate 41 of the lower substrate 22 and the protective Cu pad of the pad 281 are electrically separated by the insulating film 43 so as not to be in electrical contact.
  • the opening OP51 is opened, or the on-chip lens 33 and the color filter 34 are provided, whereby the semiconductor device 271 is obtained.
  • the protective Cu pad provided adjacent to the pad 281 is not provided at the corners or sides of the pad 281.
  • Protective pads may be provided at the corners and sides.
  • the upper substrate 21 is manufactured as shown in FIGS. 23 and 24, the same reference numerals are given to the portions corresponding to those in FIGS. 21 and 22, and the description thereof will be omitted as appropriate.
  • an Al film 311 serving as a pad material is formed and processed to form a pad 281.
  • an interlayer insulating film 313 is formed and planarized. Note that the steps indicated by arrows Q141 to Q146 are the same as the steps indicated by arrows Q131 to Q136 in FIG.
  • an upper groove 341 and a Cu wiring groove 315 formed in the same wiring layer are formed as indicated by an arrow Q147.
  • the embedded Cu wiring is formed by the damascene method.
  • a barrier metal and Cu film 316 is formed in the groove 341 and the groove 315, and as shown by an arrow Q149, the film 316 is processed to form a Cu wiring 343 or The other Cu wiring 317 is used.
  • the process indicated by the arrow Q147 in FIG. 23 to the arrow Q149 in FIG. 24 differs from the process indicated by the arrow Q137 in FIG. 21 through the arrow Q139 in FIG. 22 only in the shape of the groove 341, that is, the shape of the Cu wiring 343.
  • the other points are the same.
  • a part of the Cu wiring 343 obtained by the manufacturing process described with reference to FIGS. 23 and 24 is embedded in the wire bonding pad 281, and the entire surface of the pad 281 on the Cu wiring 343 side is It is in contact with the Cu wiring 343. That is, the portion of the Cu wiring 343 that is not embedded in the pad 281 functions as a Cu pad for protecting the pad 281 provided in the wiring layer adjacent to the lower substrate 22 side of the pad 281.
  • the entire pad 281 including the corners and side portions of the pad 281 is protected by the Cu wiring 343.
  • the Cu wiring 343 In addition to this, by providing a moderately Cu-free portion at the center of the Cu wiring (protective pad) that protects the pad 281, dishing due to Cu damascene (CMP) can be generated even when the pad area is large. Can be suppressed.
  • the upper substrate 21 is manufactured as shown in FIGS. 25 and 26, the same reference numerals are given to the portions corresponding to those in FIGS. 23 and 24, and the description thereof will be omitted as appropriate.
  • an Al film 311 serving as a pad material is formed on an arbitrary wiring layer constituting the wiring layer 32 of the upper substrate 21 and processed to form a pad 281. Is done. Then, as indicated by arrows Q155 and Q156, an interlayer insulating film 313 is formed and planarized. Note that the steps indicated by arrows Q151 to Q156 are the same as the steps indicated by arrows Q141 to Q146 in FIG.
  • an upper groove 371 and a Cu wiring groove 315 formed in the same wiring layer are formed as indicated by an arrow Q157.
  • the embedded Cu wiring is formed by the damascene method.
  • a barrier metal and Cu film 316 is formed in the groove 371 and the groove 315, and as shown by an arrow Q159, the film 316 is processed to form a Cu wiring 382 or The other Cu wiring 317 is used.
  • the process indicated by the arrow Q157 in FIG. 25 to the arrow Q159 in FIG. 26 differs from the process indicated by the arrow Q147 in FIG. 23 to the arrow Q149 in FIG. 24 only in the shape of the groove 371, that is, the shape of the Cu wiring 382.
  • the other points are the same.
  • a part of the Cu wiring 382 obtained by the manufacturing process described with reference to FIGS. 25 and 26 is embedded in the wire bonding pad 281, and the corner on the surface of the pad 281 on the Cu wiring 382 side is A part of the region including the side is in contact with the Cu wiring 382. That is, the portion of the Cu wiring 382 not embedded in the pad 281 functions as a Cu pad for protecting the pad 281 provided in the wiring layer adjacent to the lower substrate 22 side of the pad 281.
  • a portion where there is no Cu as the material of the Cu wiring 382, that is, a portion where the interlayer insulating film 313 is embedded is provided on the surface opposite to the pad 281 side of the Cu wiring 382.
  • a Cu wiring (pad) having a portion of the central portion of the surface, such as a Cu wiring 382, having no Cu at the portion of the upper substrate 21 or the lower substrate 22 where the upper substrate 21 and the lower substrate 22 are joined. ) Can be bonded to the upper substrate 21 and the lower substrate 22 more firmly.
  • FIG. 27 is a diagram illustrating a configuration example of another embodiment of a semiconductor device to which the present technology is applied.
  • parts corresponding to those in FIG. 3 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.
  • a semiconductor device 411 illustrated in FIG. 27 includes an upper substrate 21 and a lower substrate 22 that are bonded to each other.
  • a dotted line between the upper substrate 21 and the lower substrate 22 indicates the upper substrate 21 and the lower substrate 22.
  • the bonding surface of the lower substrate 22 is shown.
  • the upper substrate 21 includes an Si substrate 31 and a wiring layer 32, and an on-chip lens 33 and a color filter 34 are provided on the upper side of the Si substrate 31 in the drawing.
  • a predetermined wiring layer in the wiring layer 32 composed of a plurality of wiring layers is provided with a pad 421 made of Al and an Al pad 422.
  • the pad 421 is a wire bonding or probing pad.
  • the lower substrate 22 includes a Si substrate 41 and a wiring layer 42, and an insulating film 43 is provided on a part of the wiring layer 42 in contact with the Si substrate 41.
  • the pad 421 formed of Cu as shown by an arrow A51 is protected. Pads are provided on each layer.
  • the shape of the Cu pad in each layer is the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • each Cu pad on the lower side of the pad 421 in the drawing, the crack resistance can be easily improved.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21. As a result, the depth from the Si substrate 31 to the metal pad 421 can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by a Cu pad that protects the pad 421.
  • the Cu pad 423 and the Cu pad 424 are provided on the bonding surface of the upper substrate 21 and the lower substrate 22 so as to face each other, and the pad 423 of the upper substrate 21 and the lower substrate are arranged. 22 pads 424 are bonded together by CuCu bonding.
  • the pad 423 is directly electrically connected to the pad 422 via the Cu via
  • the pad 422 is electrically connected to the Cu wiring of the lower substrate 22 via the pad 423 and the pad 424. Connected to.
  • the lower substrate 22 shown by an arrow Q161 in FIG. 28 is a substrate provided with a logic circuit, and has element isolation regions and source / drain regions for a plurality of MOS transistors (not shown).
  • the lower substrate 22 has a logic circuit for signal processing such as a multilayer wiring 451 and an interlayer insulating film 452.
  • Cu wiring layers are formed as a multilayer wiring 451 in the wiring layer provided on the Si substrate 41 of the lower substrate 22, and the uppermost layer corresponds to a semi-global equivalent or a global equivalent. Yes.
  • a barrier insulating film 453 is formed on the upper side of the interlayer insulating film 452 with a thickness of 0.01 to 0.5 ⁇ m by P-SiN or P-SiCN, for example, to form a bonding Cu pad. Formed with thickness. Further, an interlayer insulating film 454 is formed on the surface of the barrier insulating film 453 with a thickness of about 0.3 to 5 ⁇ m by SiO 2 .
  • the barrier insulating film 453 may be used as long as they are passivation films.
  • an oxide film is exemplified here as the interlayer insulating film 454, the interlayer insulating film 454 may be a nitride film, an oxynitride film (SiON), or an inorganic coating type insulating film such as hydrogen silsesquioxane. Sun (HSQ) or its lamination may be used.
  • grooves 455-1 to 455-5 for bonding to the upper substrate 21 are opened.
  • the grooves 455-1 to 455-5 are also simply referred to as grooves 455 when it is not necessary to distinguish them.
  • connection holes 456-1 to 456-6 for bonding with Cu multilayer wiring such as the multilayer wiring 451 under the grooves 455 are also opened.
  • connection holes 456-1 to 456-6 are also simply referred to as connection holes 456 unless it is necessary to distinguish them.
  • the processing may be performed as follows. That is, for example, the dual damascene processing method is used, and the patterning of the groove 456 is performed first, and the barrier insulating film 453 is opened halfway by dry etching. Then, after the patterning of the groove 455 is performed, the connection hole 456 to the groove 455 and the lower layer Cu is simultaneously opened by dry etching.
  • the groove 455 is formed to have a depth of 0.15 to 3 ⁇ m and a width of about 0.3 to 10 ⁇ m.
  • the pitch of the grooves 455, that is, the distance in the horizontal direction in the drawing between adjacent grooves 455 is set to 0.6 ⁇ m or more.
  • connection hole 456 is formed to have a depth of about 0.2 to 5 ⁇ m and a width of 0.1 to 3 ⁇ m.
  • etching is performed partway through the barrier insulating film 453, but the etching may be stopped partway through the interlayer insulating film 454.
  • the pressure is set to 50 to 150 mTorr
  • the source power is set to 500 to 3000 W
  • octafluorocyclopentene (C 5 F 8 ), argon (Ar) and oxygen are set as process gases.
  • the substrate bias is set to 500 to 2000 W.
  • a Cu plating film is formed to a thickness of about 0.5 to 3 ⁇ m as the metal film 457 in the opened groove 455 and the connection hole 456.
  • a barrier metal film and a Cu seed film exist between the interlayer insulating film 454 and the metal film 457. Thereafter, an unnecessary Cu plating film, a barrier metal film, and an interlayer insulating film 454 are partially removed from the upper layer and planarized by, for example, the CMP method. For example, the interlayer insulating film 454 is removed by about 0.05 to 0.5 ⁇ m.
  • the bonding layer under the wire bonding is firmly protected as described above in the region for the wire bonding pad, for example, the lower layer of the pad 421 shown in FIG. It has the structure to do.
  • the lower substrate 22 is manufactured through the above steps.
  • the Si substrate 31 constituting the upper substrate 21 has a source / drain of a photodiode, a pixel transistor, and a transfer transistor (not shown), and a multilayer wiring 481 made of Cu wiring and an interlayer insulating film 482 are formed in the periphery thereof. Have.
  • the pad 483 is made of, for example, Al, Ti, TiN, Ta, or TaN, and has a height of about 0.3 to 2 ⁇ m, a width of about 2 to 800 ⁇ m, and a wiring pitch of 0.6 ⁇ m or more.
  • an interlayer insulating film 484 is formed on the metal pad 483 and the pad 421 by using SiO 2 or the like to a thickness of about 0.3 to 5 ⁇ m.
  • the interlayer insulating film 484 is formed of an SiO 2 film, but any material that can insulate between metal pads and can be easily flattened, such as P-SiN, can be used. It may be made of a material.
  • the coating step 485 of the interlayer insulating film 484 generated on the metal pad is flattened by the CMP method and processed so that the surface of the interlayer insulating film 484 is flat as indicated by an arrow Q167.
  • Cu pad grooves 486-1 to 486-8 for bonding to the lower substrate 22 are opened in the interlayer insulating film 484.
  • the grooves 486-1 to 486-8 are also simply referred to as grooves 486 unless it is necessary to distinguish them.
  • connection holes 487-1 to 487-6 for bonding to the multilayer wiring under the grooves 486 are also opened.
  • connection holes 487-1 to 487-6 are also simply referred to as connection holes 487 when it is not necessary to distinguish them.
  • the processing may be performed as follows. That is, for example, the dual damascene processing method is used, and the connection hole 487 is first patterned, and the interlayer insulating film 484 on the pad 483 is opened by dry etching. After the patterning of the groove 486, the connection hole 487 is simultaneously opened to the groove 486 and the lower metal pad by dry etching.
  • the groove 486 is formed to have a depth of 0.15 to 3 ⁇ m and a width of about 0.3 to 10 ⁇ m. Further, the pitch of the grooves 486, that is, the distance in the horizontal direction in the drawing between the adjacent grooves 486 is set to 0.6 ⁇ m or more.
  • connection hole 487 is formed to have a depth of about 0.2 to 5 ⁇ m and a width of 0.1 to 3 ⁇ m.
  • etching is performed up to the top of the metal pad 483, but the etching may be stopped in the middle of the interlayer insulating film 484.
  • the pressure is set to 50 to 150 mTorr
  • the source power is set to 500 to 3000 W
  • octafluorocyclopentene (C 5 F 8 ), argon (Ar) and oxygen are set as process gases.
  • the substrate bias is set to 500 to 2000 W.
  • a Cu plating film is formed to a thickness of about 0.5 to 3 ⁇ m as the metal film 488 in the opened groove 486 and the connection hole 487.
  • a barrier metal film and a Cu seed film exist between the interlayer insulating film 484 and the metal film 488. Thereafter, unnecessary Cu plating film, barrier metal film, and interlayer insulating film 484 are partially removed from the upper layer and planarized by, for example, CMP. For example, the interlayer insulating film 484 is removed by about 0.05 to 0.5 ⁇ m.
  • the upper substrate 21 is manufactured through the above steps.
  • Si of the Si substrate 31 constituting the upper substrate 21 is thinned, and the CuCu bonding between the upper substrate 21 and the lower substrate 22 is performed.
  • the metal pad such as Al and the Cu pad for bonding are electrically connected.
  • the pad 422 and the Cu pad 424 are electrically connected. Note that after bonding the upper substrate 21 and the lower substrate 22, the region that is the lower layer of the wire bonding pad 421 has a structure that firmly protects the bonding surface under the wire bonding as described above. That is, in the lower layer of the pad 421, a pad having the shape described with reference to FIG. 2 is provided as a Cu pad for protecting the pad 421, for example.
  • the opening OP61 is opened or the on-chip lens 33 and the color filter 34 are provided to form the semiconductor device 411.
  • TSV was used to electrically connect the upper and lower substrates, but because the wiring had to be routed from TSV to the pad, the TSV had to be laid out at the corner of the chip. There were restrictions such as not being able to get.
  • a connection hole is formed between pads such as an Al pad 422 and a bonding Cu pad 423 directly below the Al pad 422, whereby two upper substrates 21 and a lower side are formed.
  • the substrate 22 can be electrically bonded. Therefore, no routing wiring is required and the chip layout is not restricted. As a result, the chip (semiconductor device 411) is expected to be reduced in size and power consumption.
  • ⁇ Tenth embodiment> ⁇ Configuration example of semiconductor device>
  • the semiconductor device 411 provided with the Al pads 421 for wire bonding and probing, not only the Al pads 421 for wire bonding etc., but also the Cu of the bonding surface of the upper substrate 21 and the lower substrate 22 at the same time.
  • An Al pad 422 is also formed on the upper layer of the pad 423. Therefore, a structure is possible in which the Cu pad 423 and the Al pad 422 are directly electrically connected by the Cu via.
  • the Al pad is inferior to the Cu pad in terms of design, that is, Al is more difficult to miniaturize than Cu.
  • the narrowing of the Cu pad pitch cannot be realized by limiting the pitch of the pad.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by Cu vias having a length of two or more layers that are not grounded from the Cu pad on the bonding surface to the Al pad and are grounded to the upper wiring layer. You may make it connect to.
  • the semiconductor device is configured as shown in FIG. 33, for example. 33, the same reference numerals are given to the portions corresponding to those in FIG. 27, and the description thereof will be omitted as appropriate.
  • a semiconductor device 511 illustrated in FIG. 33 includes an upper substrate 21 and a lower substrate 22 that are bonded to each other.
  • a dotted line between the upper substrate 21 and the lower substrate 22 indicates the upper substrate 21 and the lower substrate 22.
  • the bonding surface of the lower substrate 22 is shown.
  • the upper substrate 21 includes an Si substrate 31 and a wiring layer 32, and an on-chip lens 33 and a color filter 34 are provided on the upper side of the Si substrate 31 in the drawing.
  • a pad 421 made of Al is provided in a predetermined wiring layer in the wiring layer 32 composed of a plurality of wiring layers.
  • the pad 421 is a wire bonding or probing pad.
  • the lower substrate 22 includes a Si substrate 41 and a wiring layer 42, and an insulating film 43 is provided on a part of the wiring layer 42 in contact with the Si substrate 41.
  • the pad 421 formed of Cu as shown by an arrow A52 is protected. Pads are provided on each layer.
  • the shape of the Cu pad in each layer is the shape of the pad described with reference to FIG.
  • the shape of the Cu pad is the pad CPD31 indicated by the arrow Q22 in FIG. 2, the pad CPD32 indicated by the arrow Q23, and the pad CPD33 indicated by the arrow Q24.
  • the shape is such as.
  • each Cu pad on the lower side of the pad 421 in the drawing, the crack resistance can be easily improved.
  • a metal pad for wire bonding or probing can be provided on the upper substrate 21. As a result, the depth from the Si substrate 31 to the metal pad can be reduced, the pad opening time can be shortened, and the occurrence of wire bonding failure or pin contact failure can be suppressed.
  • the upper substrate 21 and the lower substrate 22 are electrically connected by a Cu pad that protects the pad 421.
  • the upper substrate 21 is provided with a Cu pad 521 for wiring and a Cu pad 522 for bonding, and the pad 521 and the pad 522 are Cu that penetrate through a plurality of wiring layers. These vias 523 are electrically connected.
  • the pad 521 is provided in the wiring layer located closer to the Si substrate 31 than the wire bonding pad 421.
  • the lower substrate 22 is provided with Cu pads 524 for wiring and Cu pads 525 for bonding. These pads 524 and pads 525 are Cu vias 526 penetrating through a plurality of wiring layers. Are electrically connected.
  • a Cu pad 522 and a Cu pad 525 disposed on the bonding surface of the upper substrate 21 and the lower substrate 22 are provided so as to face each other, and these pads 522 and the pads 525 are bonded together by CuCu bonding.
  • the pad 521 on the upper substrate 21 and the pad 524 on the lower substrate 22 are electrically connected.
  • the pads 521 and 524 and the pads and vias between these pads are all formed of Cu, further miniaturization is realized as compared with the case of using Al or the like as a material. be able to.
  • the lower substrate 22 shown by an arrow Q171 in FIG. 34 is a substrate provided with a logic circuit, and has element isolation regions and source / drain regions for a plurality of MOS transistors (not shown).
  • the lower substrate 22 has logic circuits for signal processing such as a multilayer wiring 541 and an interlayer insulating film 542.
  • Cu wiring layers are formed as a multilayer wiring 541 in the wiring layer provided on the Si substrate 41 of the lower substrate 22, and the uppermost layer is equivalent to a semi-global equivalent or a global equivalent.
  • a barrier insulating film 543 is formed on the upper side of the interlayer insulating film 542 in order to form a Cu pad for bonding by 0.01 to 0.5 ⁇ m, for example, by P-SiN or P-SiCN. Formed with thickness. Further, an interlayer insulating film 544 is formed on the surface of the barrier insulating film 543 with a thickness of about 0.3 to 5 ⁇ m by SiO 2 .
  • the interlayer insulating film 544 is also a nitride film, an oxynitride film (SiON), or an inorganic coating type insulating film such as hydrogen silsesquioxane. Sun (HSQ) or its lamination may be used.
  • HSQ hydrogen silsesquioxane
  • grooves 581-1 to 581-8 for bonding to the upper substrate 21 are opened.
  • the grooves 581-1 to 581-8 are also simply referred to as grooves 581 unless it is necessary to distinguish them.
  • connection holes 582-1 to 582-5 and the connection holes 583 for joining with Cu multilayer wiring such as the multilayer wiring 541 under the grooves 581 are opened.
  • connection holes 582-1 to 582-5 are also simply referred to as connection holes 582 when it is not necessary to distinguish between them.
  • the depth of the hole of the connection hole 583 differs depending on which wiring layer the connection destination is in.
  • the processing may be performed as follows. That is, for example, using the dual damascene processing method, the connection hole 582 and the connection hole 583 are patterned first, and the barrier insulating film 543 is opened to the middle by dry etching. Then, after the patterning of the groove 581 is performed, the connection hole 582 and the connection hole 583 to the groove 581 and the lower layer Cu are simultaneously opened by dry etching. Further, the groove 581 may be opened first, and then patterning and opening may be performed separately for each connection hole having a different depth. Although not shown, the connection hole may be formed up to the wiring layer provided with the Cu wiring 584.
  • the groove 581 is formed to have a depth of 0.15 to 3 ⁇ m and a width of about 0.3 to 10 ⁇ m.
  • the pitch of the grooves 581 that is, the distance in the horizontal direction in the drawing between the adjacent grooves 581 is 0.6 ⁇ m or more.
  • connection hole 582 is formed to have a depth of about 0.2 to 5 ⁇ m and a width of 0.1 to 3 ⁇ m.
  • the connection hole 583 has a depth of about 0.6 to 10 ⁇ m and a width of 0.1 to 3 ⁇ m. Furthermore, although the connection hole 583 is shown here as one in the figure, it may be plural.
  • etching is performed partway through the barrier insulating film 543 until connection holes of all depths are opened, and the barrier insulating film 543 of all connection holes is broken after processing of the last connection hole.
  • a pressure is set to 50 to 200 mTorr
  • a source power is set to 300 to 2000 W
  • the substrate bias may be set to 100 to 2000 W.
  • a Cu plating film is formed to a thickness of about 0.5 to 3 ⁇ m as the metal film 585 in the opened groove 581, connection hole 582, and connection hole 583.
  • a barrier metal film and a Cu seed film exist between the interlayer insulating film 544 and the metal film 585. Thereafter, unnecessary Cu plating film, barrier metal film and interlayer insulating film 544 are partially removed from the upper layer by, for example, the CMP method, and are planarized. For example, the interlayer insulating film 544 is removed by about 0.05 to 0.5 ⁇ m.
  • a Cu pad 525 and a via 526 for bonding are formed.
  • the bonding layer under the wire bonding is firmly protected as described above in the region under the wire bonding pad, for example, the pad 421 shown in FIG. It has the structure to do.
  • the lower substrate 22 is manufactured through the above steps.
  • the upper substrate 21 has a source / drain of a photodiode, a pixel transistor, and a transfer transistor (not shown), and has a multilayer wiring 611 and an interlayer insulating film 612 made of Cu wiring or the like in the periphery thereof.
  • a metal pad 421 for wire bonding is provided on the multilayer wiring 611, that is, on the Al layer.
  • the pad 421 is made of, for example, Al, Ti, TiN, Ta, or TaN, and has a height of about 0.3 to 2 ⁇ m, a width of about 2 to 800 ⁇ m, and a wiring pitch of 0.6 ⁇ m or more.
  • the pad 421 is connected to the Cu wiring via the via 613.
  • an interlayer insulating film 614 is formed on the metal pad 421 with a thickness of about 0.3 to 5 ⁇ m using SiO 2 or the like.
  • the interlayer insulating film 614 is formed of an SiO 2 film is given here, but any material that can insulate between metal pads and can be easily flattened, such as P-SiN, can be used. It may be made of a material.
  • the coating step 617 of the interlayer insulating film 614 generated on the metal pad is flattened by the CMP method, and processed so that the surface of the interlayer insulating film 614 becomes flat as indicated by an arrow Q177.
  • Cu pad grooves 641-1 to 641-8 for bonding to the lower substrate 22 are opened in the interlayer insulating film 614.
  • the grooves 641-1 to 641-8 are also simply referred to as the grooves 641 when it is not necessary to distinguish them.
  • connection holes 642-1 to 642-4, the connection holes 643-1, the connection holes 643-2, and the connection holes for joining to the multilayer wiring under the grooves 641 are provided.
  • a hole 644 is also opened.
  • connection holes 642-1 to 642-4 are also simply referred to as connection holes 642 when it is not necessary to distinguish them.
  • connection hole 643-1 and the connection hole 643-2 are also simply referred to as a connection hole 643 when it is not necessary to distinguish between them.
  • the processing may be performed as follows. That is, for example, by using a dual damascene processing method, the connection holes 642 to 644 are first patterned, and by dry etching up to the interlayer insulating film 614 on the pad 421 or the wiring 645 and the pad 521 (wiring). An opening is made partway through the barrier insulating film (not shown) immediately above. Then, after the patterning of the groove 641 is performed, the groove 641 and the connection holes 642 to 644 are simultaneously opened by dry etching.
  • groove 641 may be opened first, and then patterning and opening may be performed separately for each connection hole having a different depth.
  • the groove 641 is formed to have a depth of about 0.15 to 3 ⁇ m and a width of about 0.3 to 10 ⁇ m.
  • the pitch of the grooves 641, that is, the distance in the horizontal direction in the drawing between the adjacent grooves 641, is 0.6 ⁇ m or more.
  • connection hole 642 and the connection hole 643 are formed to have a depth of about 0.2 to 5 ⁇ m and a width of 0.1 to 3 ⁇ m.
  • the connection hole 644 is formed to have a depth of about 0.6 to 10 ⁇ m and a width of 0.1 to 3 ⁇ m.
  • connection hole 644 is shown here by one in the figure, there may be a plurality.
  • connection holes of all depths are opened, etching is performed until the middle of the barrier metal film (not shown) on the upper layer of the pad 421 or the middle of the barrier insulating film (not shown) of the wiring 645 and the pad 521. It is assumed that the barrier insulating film of all the connection holes will be broken after the processing.
  • the pressure is set to 50 to 200 mTorr
  • the source power is set to 300 to 2000 W
  • octafluorocyclobutane (C 4 F 8 ), argon (Ar), and oxygen (O 2 ) are used.
  • the substrate bias is set to 100 to 2000 W.
  • a Cu plating film is formed to a thickness of about 0.5 to 3 ⁇ m as the metal film 646 in the opened groove 641 and the connection holes 642 to 644.
  • a barrier metal film and a Cu seed film exist between the interlayer insulating film 614 and the metal film 646. Thereafter, unnecessary Cu plating film, barrier metal film, and interlayer insulating film 614 are partially removed from the upper layer and planarized by, for example, the CMP method. For example, the interlayer insulating film 614 is removed by about 0.05 to 0.5 ⁇ m.
  • Cu pads 522 and vias 523 for bonding are formed.
  • the upper substrate 21 is manufactured through the above steps.
  • Si of the Si substrate 31 constituting the upper substrate 21 is thinned, and CuCu bonding between the upper substrate 21 and the lower substrate 22 is performed.
  • the metal pad such as Al and the Cu pad for bonding are electrically connected.
  • the pad 521 on the upper substrate 21 and the pad 524 on the lower substrate 22 are electrically connected via the via 523, the pad 522, the pad 525, and the via 526.
  • the region that is the lower layer of the wire bonding pad 421 has a structure that firmly protects the bonding surface under the wire bonding as described above. That is, in the lower layer of the pad 421, a pad having the shape described with reference to FIG. 2 is provided as a Cu pad for protecting the pad 421, for example.
  • the opening OP61 is opened or the on-chip lens 33 and the color filter 34 are provided to form the semiconductor device 511.
  • TSV was used to electrically connect the upper and lower substrates, but because the wiring had to be routed from TSV to the pad, the TSV had to be laid out at the corner of the chip. There were restrictions such as not being able to get.
  • vias 523 and the like are formed between pads such as a Cu pad 521 and a bonding Cu pad 522 just below the Cu pad 521.
  • the side substrate 22 can be electrically joined. Therefore, no routing wiring is required and the chip layout is not restricted.
  • connection destination of the bonding Cu pad without providing an Al pad other than the wire bonding pad 421, by connecting to the Cu wiring (pad) of the wiring layer on the Si substrate 31 side, It is possible to realize a narrow pitch of the Cu pad, which is strict in design with the Al pad. As a result, it is expected that the chip (semiconductor device 511) is further reduced in size and power consumption as compared with the ninth embodiment.
  • a logic circuit is provided on the upper substrate 21, a chip in which a memory is provided on the lower substrate 22, an on-chip lens 33 and a photodiode are provided on the upper substrate 21, and wiring is performed on the lower substrate 22.
  • the present invention is applicable to various semiconductor devices such as a solid-state imaging device provided with
  • FIG. 39 is a diagram illustrating a configuration example of a solid-state imaging device to which the present technology is applied.
  • the solid-state image sensor 901 is a back-illuminated image sensor such as a CMOS image sensor.
  • the solid-state image sensor 901 receives light from a subject, performs photoelectric conversion, and generates an image signal to capture an image.
  • a back-illuminated image sensor is a light receiving surface on which light from a subject is incident, that is, an on-chip lens that collects light and a wiring layer provided with wiring such as a transistor for driving each pixel.
  • the image sensor is provided with a photodiode that receives light from the subject.
  • the solid-state imaging device 901 includes a pixel array unit 911, a vertical drive unit 912, a column processing unit 913, a horizontal drive unit 914, a system control unit 915, a pixel drive line 916, a vertical signal line 917, a signal processing unit 918, and a data storage unit. 919.
  • a pixel array unit 911 is formed on a semiconductor substrate (chip) (not shown), and a vertical driving unit 912 to a system control unit 915 are integrated on the semiconductor substrate.
  • the semiconductor substrate on which the pixel array unit 911 is formed is the above-described semiconductor device having the upper substrate 21 and the lower substrate 22.
  • the pixel array unit 911 includes pixels having a photodiode as a photoelectric conversion unit that generates and accumulates charges according to the amount of light incident from a subject.
  • the pixels constituting the pixel array unit 911 are illustrated as horizontal in the drawing. Two-dimensionally arranged in the direction (row direction) and the vertical direction (column direction).
  • a pixel drive line 916 is wired along the row direction, and each pixel column composed of pixels arranged in the column direction is vertical.
  • Signal lines 917 are wired along the column direction.
  • the vertical drive unit 912 includes a shift register, an address decoder, and the like, and supplies signals to each pixel via a plurality of pixel drive lines 916, so that each pixel of the pixel array unit 911 can be set to all pixels simultaneously or in units of rows. Etc. to drive.
  • the column processing unit 913 reads a signal from each pixel via the vertical signal line 917 for each pixel column of the pixel array unit 911, performs noise removal processing, correlated double sampling processing, and A / D (Analog to Digital) conversion processing. Etc. to generate a pixel signal.
  • the horizontal driving unit 914 includes a shift register, an address decoder, and the like, and selects unit circuits corresponding to the pixel columns of the column processing unit 913 in order. By the selective scanning by the horizontal driving unit 914, pixel signals subjected to signal processing for each unit circuit in the column processing unit 913 are sequentially output to the signal processing unit 918.
  • the system control unit 915 includes a timing generator that generates various timing signals, and performs drive control of the vertical drive unit 912, the column processing unit 913, and the horizontal drive unit 914 based on the timing signal generated by the timing generator. Do.
  • the signal processing unit 918 performs signal processing such as arithmetic processing on the pixel signal supplied from the column processing unit 913 while temporarily storing data in the data storage unit 919 as necessary, and from each pixel signal Output an image signal.
  • the present technology can be configured as follows.
  • the first substrate and the second substrate are bonded by bonding the Cu wiring provided on the surface of the first substrate and the Cu wiring provided on the surface of the second substrate.
  • a region without a member for forming the metal wiring is provided in a portion near the center of the surface on the bonding surface side of the metal wiring on the bonding surface of the first substrate and the second substrate.
  • (6) The semiconductor device according to any one of (1) to (5), wherein the other metal wiring is disposed on at least a side portion of the pad or the metal wiring.
  • the insulating film is provided between the board
  • the region of the substrate that is in contact with the metal wiring in the substrate on which a plurality of wiring layers are stacked that constitutes the other substrate is electrically separated from the other regions of the substrate by an insulator embedded in the substrate.
  • the semiconductor device according to any one of (1) to (6).
  • the pad is formed on the wiring layer in which a contact that connects a substrate on which the plurality of wiring layers are stacked and a wiring provided on the wiring layer of the one substrate is formed.
  • the semiconductor device formed of the same metal as the contact. (10) The pad is formed in a portion of a stopper layer provided in the wiring layer in the one substrate removed by opening of the opening after the first substrate and the second substrate are joined.
  • the semiconductor device as described in any one of thru
  • (11) A plurality of wiring layers constituting the one substrate, provided on a substrate on which a plurality of wiring layers are stacked, further comprising a via that penetrates the substrate and is connected to the metal wiring; The semiconductor device according to any one of (1) to (6), wherein the pad is provided over the via on the surface of the one substrate.
  • the pad is formed by using a metal mask that is provided in an opening portion of the one substrate and has an opening narrower than the opening.
  • (1) to (6) Semiconductor device.
  • (13) The semiconductor device according to (12), wherein an insulating film is formed on a side surface of the opening of the one substrate.
  • (14) A wiring formed of a metal different from that of the pad is embedded in the pad, and the metal wiring is provided in a wiring layer on the other substrate side of the wiring.
  • (1) to (6) The semiconductor device according to any one of the above.
  • Cu vias are provided, The second substrate is provided with another bonding Cu pad provided on a bonding surface with the first substrate and bonded to the bonding Cu pad.
  • a solid-state image sensor with wiring is provided.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Wire Bonding (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

La technologie de la présente invention concerne un dispositif à semi-conducteurs et un élément d'imagerie à l'état solide pouvant améliorer la résistance à la fissuration plus simplement. Selon l'invention, un dispositif à semi-conducteurs comprend : un substrat côté supérieur qui comprend un substrat de Si et une couche de câblage empilée sur le substrat de Si ; et un substrat côté inférieur qui comprend un substrat de Si et une couche de câblage empilée sur le substrat en Si, ledit substrat côté inférieur étant fixé sur le substrat côté supérieur. En outre, une zone pour la connexion de fils ou pour le sondage est formée sur le substrat côté supérieur, et des éléments de protection conçus pour protéger les coins et les parties latérales de la zone pour la connexion de fils ou pour le sondage sont disposés de manière à être empilés radialement sur chaque couche de câblage entre la zone et le substrat en Si du substrat côté inférieur. La présente technologie peut être appliquée à un élément d'imagerie à l'état solide.
PCT/JP2014/074780 2013-10-04 2014-09-19 Dispositif à semi-conducteurs et élément d'imagerie à l'état solide WO2015050000A1 (fr)

Priority Applications (8)

Application Number Priority Date Filing Date Title
KR1020167008139A KR102329355B1 (ko) 2013-10-04 2014-09-19 반도체 장치 및 고체 촬상 소자
US15/023,783 US10026769B2 (en) 2013-10-04 2014-09-19 Semiconductor device and solid-state imaging device
CN201480053552.7A CN105580136B (zh) 2013-10-04 2014-09-19 半导体装置和固体摄像器件
JP2015540449A JP6429091B2 (ja) 2013-10-04 2014-09-19 半導体装置および固体撮像装置
KR1020217036555A KR102429310B1 (ko) 2013-10-04 2014-09-19 반도체 장치 및 고체 촬상 소자
CN202110188871.0A CN113097240B (zh) 2013-10-04 2014-09-19 半导体装置和固体摄像器件
CN201910897516.3A CN110797320B (zh) 2013-10-04 2014-09-19 半导体装置和固体摄像器件
US16/001,278 US10804313B2 (en) 2013-10-04 2018-06-06 Semiconductor device and solid-state imaging device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-209053 2013-10-04
JP2013209053 2013-10-04

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US15/023,783 A-371-Of-International US10026769B2 (en) 2013-10-04 2014-09-19 Semiconductor device and solid-state imaging device
US16/001,278 Continuation US10804313B2 (en) 2013-10-04 2018-06-06 Semiconductor device and solid-state imaging device

Publications (1)

Publication Number Publication Date
WO2015050000A1 true WO2015050000A1 (fr) 2015-04-09

Family

ID=52778594

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/074780 WO2015050000A1 (fr) 2013-10-04 2014-09-19 Dispositif à semi-conducteurs et élément d'imagerie à l'état solide

Country Status (6)

Country Link
US (2) US10026769B2 (fr)
JP (1) JP6429091B2 (fr)
KR (2) KR102329355B1 (fr)
CN (3) CN110797320B (fr)
TW (1) TWI676279B (fr)
WO (1) WO2015050000A1 (fr)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017110482A1 (fr) * 2015-12-21 2017-06-29 Sony Corporation Élément de capture d'image à semi-conducteurs et dispositif électronique
WO2017187738A1 (fr) * 2016-04-25 2017-11-02 オリンパス株式会社 Élément de prise de vues, endoscope et système endoscopique
WO2018154644A1 (fr) * 2017-02-22 2018-08-30 オリンパス株式会社 Dispositif de capture d'image à semi-conducteur, dispositif d'endoscopie diagnostique à fluorescence, et procédé de fabrication du dispositif de capture d'image à semi-conducteur
JP2019067931A (ja) * 2017-09-29 2019-04-25 キヤノン株式会社 半導体装置および機器
JP2019102619A (ja) * 2017-11-30 2019-06-24 キヤノン株式会社 半導体装置および機器
JP2020520562A (ja) * 2017-05-18 2020-07-09 エッレファウンドリ エッセ．エッレ．エッレ． 半導体ウェハのハイブリッド接合方法及び関連する３次元集積デバイス
JP2020150037A (ja) * 2019-03-11 2020-09-17 キオクシア株式会社 半導体装置およびその製造方法
JP2021061351A (ja) * 2019-10-08 2021-04-15 キヤノン株式会社 半導体装置および機器
JP2021136320A (ja) * 2020-02-26 2021-09-13 キオクシア株式会社 半導体装置およびその製造方法
JP2021153335A (ja) * 2016-01-18 2021-09-30 ソニーグループ株式会社 固体撮像素子及び電子機器
WO2021199695A1 (fr) * 2020-03-31 2021-10-07 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et procédé de fabrication d'élément d'imagerie
WO2021199679A1 (fr) * 2020-03-31 2021-10-07 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et procédé de fabrication d'élément d'imagerie
CN113990838A (zh) * 2015-05-22 2022-01-28 索尼公司 半导体装置、光检测装置和车辆传感器
TWI767510B (zh) * 2020-03-23 2022-06-11 日商鎧俠股份有限公司 半導體裝置
WO2024071309A1 (fr) * 2022-09-30 2024-04-04 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et dispositif électronique
WO2024080192A1 (fr) * 2022-10-12 2024-04-18 ソニーセミコンダクタソリューションズ株式会社 Dispositif semi-conducteur, procédé de fabrication associé, et dispositif de détection optique
TWI844018B (zh) 2020-03-23 2024-06-01 日商鎧俠股份有限公司 半導體裝置之製造方法
WO2024135493A1 (fr) * 2022-12-23 2024-06-27 ソニーセミコンダクタソリューションズ株式会社 Dispositif de photodétection

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6214222B2 (ja) * 2013-06-04 2017-10-18 ローム株式会社 半導体装置の製造方法
US9536920B2 (en) * 2014-03-28 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Stacked image sensor having a barrier layer
JP6203152B2 (ja) 2014-09-12 2017-09-27 東芝メモリ株式会社 半導体記憶装置の製造方法
US10892269B2 (en) 2014-09-12 2021-01-12 Toshiba Memory Corporation Semiconductor memory device having a bonded circuit chip including a solid state drive controller connected to a control circuit
CN107408565B (zh) * 2015-03-03 2021-07-20 索尼公司 半导体装置和电子设备
CN117558737A (zh) 2017-04-04 2024-02-13 索尼半导体解决方案公司 固态摄像装置和电子设备
CN109285825B (zh) * 2017-07-21 2021-02-05 联华电子股份有限公司 芯片堆叠结构及管芯堆叠结构的制造方法
US10283452B2 (en) * 2017-09-15 2019-05-07 Yangtze Memory Technology Co., Ltd. Three-dimensional memory devices having a plurality of NAND strings
CN107887401A (zh) * 2017-10-27 2018-04-06 德淮半导体有限公司 背照式图像传感器及其制造方法
JP2019160833A (ja) * 2018-03-07 2019-09-19 東芝メモリ株式会社 半導体装置
DE112019002463T5 (de) * 2018-05-16 2021-04-22 Sony Semiconductor Solutions Corporation Festkörperbildgebungselement und festkörperbildgebungsvorrichtung
CN108666335A (zh) * 2018-05-18 2018-10-16 复旦大学 Cmos图像传感器三维集成方法
US20200035641A1 (en) * 2018-07-26 2020-01-30 Invensas Bonding Technologies, Inc. Post cmp processing for hybrid bonding
CN109155320B (zh) * 2018-08-16 2019-09-10 长江存储科技有限责任公司 三维存储器件的嵌入式焊盘结构及其制造方法
SG11202012288PA (en) * 2018-08-24 2021-01-28 Kioxia Corp Semiconductor device and method of manufacturing same
JP2020043298A (ja) 2018-09-13 2020-03-19 キヤノン株式会社 半導体装置、その製造方法および電子機器
KR102480631B1 (ko) * 2018-10-01 2022-12-26 삼성전자주식회사 반도체 장치 및 그 제조 방법
US11227836B2 (en) * 2018-10-23 2022-01-18 Taiwan Semiconductor Manufacturing Company, Ltd. Pad structure for enhanced bondability
KR102650996B1 (ko) 2018-11-06 2024-03-26 삼성전자주식회사 반도체 장치
EP3850663A4 (fr) 2019-01-30 2023-07-12 Yangtze Memory Technologies Co., Ltd. Soudage hybride au moyen de contacts de soudage factices et d'interconnexions factices
KR20240000635A (ko) 2019-01-30 2024-01-02 양쯔 메모리 테크놀로지스 씨오., 엘티디. 더미 접합 콘택트를 사용한 하이브리드 접합
CN110223922B (zh) * 2019-06-10 2020-12-11 武汉新芯集成电路制造有限公司 一种晶圆结构及其制造方法、芯片结构
KR102669948B1 (ko) * 2019-08-08 2024-05-28 삼성전자주식회사 이미지 센서
JP7200066B2 (ja) * 2019-08-22 2023-01-06 ルネサスエレクトロニクス株式会社 半導体装置
JP2021158320A (ja) * 2020-03-30 2021-10-07 キヤノン株式会社 半導体装置及びその製造方法、機器
KR20220008996A (ko) 2020-07-14 2022-01-24 삼성전자주식회사 이미지 센서
US11545456B2 (en) * 2020-08-13 2023-01-03 Micron Technology, Inc. Microelectronic devices, electronic systems having a memory array region and a control logic region, and methods of forming microelectronic devices
CN111968954B (zh) * 2020-08-27 2022-07-01 武汉新芯集成电路制造有限公司 半导体器件及其制造方法
JP2022045192A (ja) 2020-09-08 2022-03-18 キオクシア株式会社 半導体装置およびその製造方法
KR20220049701A (ko) 2020-10-15 2022-04-22 삼성전자주식회사 반도체 메모리 장치 및 이를 포함하는 전자 시스템
KR20220053984A (ko) 2020-10-23 2022-05-02 에스케이하이닉스 주식회사 반도체 장치 및 반도체 장치의 제조 방법
US20220231067A1 (en) * 2021-01-18 2022-07-21 Taiwan Semiconductor Manufacturing Co., Ltd. Stilted pad structure

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08213422A (ja) * 1995-02-07 1996-08-20 Mitsubishi Electric Corp 半導体装置およびそのボンディングパッド構造
JP2002222811A (ja) * 2001-01-24 2002-08-09 Seiko Epson Corp 半導体装置およびその製造方法
JP2003142485A (ja) * 2001-11-01 2003-05-16 Mitsubishi Electric Corp 半導体装置及びその製造方法
JP2004095916A (ja) * 2002-08-30 2004-03-25 Fujitsu Ltd 半導体装置及びその製造方法
JP2004247522A (ja) * 2003-02-14 2004-09-02 Seiko Epson Corp 半導体装置及びその製造方法
JP2004282000A (ja) * 2003-02-25 2004-10-07 Fujitsu Ltd 半導体装置
JP2006024698A (ja) * 2004-07-07 2006-01-26 Toshiba Corp 半導体装置及びその製造方法
JP2010028144A (ja) * 2009-11-02 2010-02-04 Fujitsu Microelectronics Ltd 半導体装置及びその製造方法
JP2011530810A (ja) * 2008-08-08 2011-12-22 インターナショナル・ビジネス・マシーンズ・コーポレーション ウェハ貫通ビアおよびこれを作成する方法
JP2012019147A (ja) * 2010-07-09 2012-01-26 Canon Inc 固体撮像装置
JP2012109325A (ja) * 2010-11-16 2012-06-07 Renesas Electronics Corp 半導体装置および半導体装置製造方法
JP2013187512A (ja) * 2012-03-09 2013-09-19 Ricoh Co Ltd 半導体装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1139837C (zh) * 1998-10-01 2004-02-25 三星电子株式会社 液晶显示器用薄膜晶体管阵列基板及其制造方法
TW413949B (en) * 1998-12-12 2000-12-01 Samsung Electronics Co Ltd Thin film transistor array panels for liquid crystal displays and methods of manufacturing the same
KR100610481B1 (ko) * 2004-12-30 2006-08-08 매그나칩 반도체 유한회사 수광영역을 넓힌 이미지센서 및 그 제조 방법
JP4671814B2 (ja) * 2005-09-02 2011-04-20 パナソニック株式会社 半導体装置
JP2009141064A (ja) * 2007-12-05 2009-06-25 Renesas Technology Corp 半導体装置
US8115320B2 (en) * 2008-05-29 2012-02-14 United Microelectronics Corp. Bond pad structure located over active circuit structure
JP5446484B2 (ja) * 2008-07-10 2014-03-19 ソニー株式会社 固体撮像装置とその製造方法および撮像装置
JP5985136B2 (ja) * 2009-03-19 2016-09-06 ソニー株式会社 半導体装置とその製造方法、及び電子機器
JP5418044B2 (ja) 2009-07-30 2014-02-19 ソニー株式会社 固体撮像装置およびその製造方法
JP5383446B2 (ja) * 2009-11-18 2014-01-08 パナソニック株式会社 半導体装置
JP5553693B2 (ja) * 2010-06-30 2014-07-16 キヤノン株式会社 固体撮像装置及び撮像システム
FR2966283B1 (fr) * 2010-10-14 2012-11-30 Soi Tec Silicon On Insulator Tech Sa Procede pour realiser une structure de collage
JP5919653B2 (ja) 2011-06-09 2016-05-18 ソニー株式会社 半導体装置
US9142517B2 (en) * 2012-06-05 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Hybrid bonding mechanisms for semiconductor wafers
US8710607B2 (en) * 2012-07-12 2014-04-29 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for image sensor packaging
KR102136845B1 (ko) * 2013-09-16 2020-07-23 삼성전자 주식회사 적층형 이미지 센서 및 그 제조방법

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08213422A (ja) * 1995-02-07 1996-08-20 Mitsubishi Electric Corp 半導体装置およびそのボンディングパッド構造
JP2002222811A (ja) * 2001-01-24 2002-08-09 Seiko Epson Corp 半導体装置およびその製造方法
JP2003142485A (ja) * 2001-11-01 2003-05-16 Mitsubishi Electric Corp 半導体装置及びその製造方法
JP2004095916A (ja) * 2002-08-30 2004-03-25 Fujitsu Ltd 半導体装置及びその製造方法
JP2004247522A (ja) * 2003-02-14 2004-09-02 Seiko Epson Corp 半導体装置及びその製造方法
JP2004282000A (ja) * 2003-02-25 2004-10-07 Fujitsu Ltd 半導体装置
JP2006024698A (ja) * 2004-07-07 2006-01-26 Toshiba Corp 半導体装置及びその製造方法
JP2011530810A (ja) * 2008-08-08 2011-12-22 インターナショナル・ビジネス・マシーンズ・コーポレーション ウェハ貫通ビアおよびこれを作成する方法
JP2010028144A (ja) * 2009-11-02 2010-02-04 Fujitsu Microelectronics Ltd 半導体装置及びその製造方法
JP2012019147A (ja) * 2010-07-09 2012-01-26 Canon Inc 固体撮像装置
JP2012109325A (ja) * 2010-11-16 2012-06-07 Renesas Electronics Corp 半導体装置および半導体装置製造方法
JP2013187512A (ja) * 2012-03-09 2013-09-19 Ricoh Co Ltd 半導体装置

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11776923B2 (en) 2015-05-22 2023-10-03 Sony Corporation Semiconductor device, manufacturing method, solid state image sensor, and electronic equipment
CN113990838B (zh) * 2015-05-22 2023-07-18 索尼公司 半导体装置、光检测装置和车辆传感器
CN113990838A (zh) * 2015-05-22 2022-01-28 索尼公司 半导体装置、光检测装置和车辆传感器
US10917602B2 (en) 2015-12-21 2021-02-09 Sony Corporation Stacked imaging device with Cu-Cu bonding portion
KR102615344B1 (ko) * 2015-12-21 2023-12-20 소니그룹주식회사 고체 촬상 소자 및 전자 장치
CN108370426A (zh) * 2015-12-21 2018-08-03 索尼公司 固体摄像元件和电子装置
KR20180097522A (ko) * 2015-12-21 2018-08-31 소니 주식회사 고체 촬상 소자 및 전자 장치
WO2017110482A1 (fr) * 2015-12-21 2017-06-29 Sony Corporation Élément de capture d'image à semi-conducteurs et dispositif électronique
CN108370426B (zh) * 2015-12-21 2021-01-19 索尼公司 摄像器件和电子装置
JP7156456B2 (ja) 2016-01-18 2022-10-19 ソニーグループ株式会社 固体撮像素子及び電子機器
US11398518B2 (en) * 2016-01-18 2022-07-26 Sony Corporation Solid-state image pickup element and electronic apparatus
JP2021153335A (ja) * 2016-01-18 2021-09-30 ソニーグループ株式会社 固体撮像素子及び電子機器
US10542226B2 (en) 2016-04-25 2020-01-21 Olympus Corporation Imaging element, endoscope, and endoscope system
WO2017187738A1 (fr) * 2016-04-25 2017-11-02 オリンパス株式会社 Élément de prise de vues, endoscope et système endoscopique
JPWO2017187738A1 (ja) * 2016-04-25 2018-07-05 オリンパス株式会社 撮像素子、内視鏡および内視鏡システム
WO2018154644A1 (fr) * 2017-02-22 2018-08-30 オリンパス株式会社 Dispositif de capture d'image à semi-conducteur, dispositif d'endoscopie diagnostique à fluorescence, et procédé de fabrication du dispositif de capture d'image à semi-conducteur
JP2020520562A (ja) * 2017-05-18 2020-07-09 エッレファウンドリ エッセ．エッレ．エッレ． 半導体ウェハのハイブリッド接合方法及び関連する３次元集積デバイス
JP7309692B2 (ja) 2017-05-18 2023-07-18 エッレファウンドリ エッセ．エッレ．エッレ． 半導体ウェハのハイブリッド接合方法及び関連する３次元集積デバイス
JP7102119B2 (ja) 2017-09-29 2022-07-19 キヤノン株式会社 半導体装置および機器
JP2019067931A (ja) * 2017-09-29 2019-04-25 キヤノン株式会社 半導体装置および機器
JP2019102619A (ja) * 2017-11-30 2019-06-24 キヤノン株式会社 半導体装置および機器
JP7158846B2 (ja) 2017-11-30 2022-10-24 キヤノン株式会社 半導体装置および機器
JP2020150037A (ja) * 2019-03-11 2020-09-17 キオクシア株式会社 半導体装置およびその製造方法
JP2021061351A (ja) * 2019-10-08 2021-04-15 キヤノン株式会社 半導体装置および機器
JP7353121B2 (ja) 2019-10-08 2023-09-29 キヤノン株式会社 半導体装置および機器
US12040314B2 (en) 2020-02-26 2024-07-16 Kioxia Corporation Semiconductor device and manufacturing method thereof
JP2021136320A (ja) * 2020-02-26 2021-09-13 キオクシア株式会社 半導体装置およびその製造方法
TWI844018B (zh) 2020-03-23 2024-06-01 日商鎧俠股份有限公司 半導體裝置之製造方法
TWI767510B (zh) * 2020-03-23 2022-06-11 日商鎧俠股份有限公司 半導體裝置
WO2021199695A1 (fr) * 2020-03-31 2021-10-07 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et procédé de fabrication d'élément d'imagerie
WO2021199679A1 (fr) * 2020-03-31 2021-10-07 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et procédé de fabrication d'élément d'imagerie
WO2024071309A1 (fr) * 2022-09-30 2024-04-04 ソニーセミコンダクタソリューションズ株式会社 Élément d'imagerie et dispositif électronique
WO2024080192A1 (fr) * 2022-10-12 2024-04-18 ソニーセミコンダクタソリューションズ株式会社 Dispositif semi-conducteur, procédé de fabrication associé, et dispositif de détection optique
WO2024135493A1 (fr) * 2022-12-23 2024-06-27 ソニーセミコンダクタソリューションズ株式会社 Dispositif de photodétection

Also Published As

Publication number Publication date
KR20210138140A (ko) 2021-11-18
CN110797320A (zh) 2020-02-14
KR102429310B1 (ko) 2022-08-04
CN113097240B (zh) 2024-01-19
JP6429091B2 (ja) 2018-11-28
CN113097240A (zh) 2021-07-09
CN105580136A (zh) 2016-05-11
US10026769B2 (en) 2018-07-17
US20160233264A1 (en) 2016-08-11
TWI676279B (zh) 2019-11-01
CN110797320B (zh) 2023-12-15
KR102329355B1 (ko) 2021-11-22
JPWO2015050000A1 (ja) 2017-03-09
KR20160067844A (ko) 2016-06-14
TW201523848A (zh) 2015-06-16
US20180286911A1 (en) 2018-10-04
CN105580136B (zh) 2021-02-19
US10804313B2 (en) 2020-10-13

Similar Documents

Publication Publication Date Title
JP6429091B2 (ja) 半導体装置および固体撮像装置
JP6012262B2 (ja) 半導体装置の製造方法
JP5324822B2 (ja) 半導体装置
TWI632656B (zh) 半導體裝置及半導體裝置製造方法
KR20150012574A (ko) Ｔｓｖ 구조 및 디커플링 커패시터를 구비한 집적회로 소자 및 그 제조 방법
TW202021108A (zh) 半導體器件及其製造方法，以及電子裝置
US8580652B2 (en) Semiconductor device and manufacturing method thereof
JP2013033786A (ja) 半導体装置および半導体装置の製造方法
TWI798198B (zh) 半導體裝置及半導體裝置之製造方法
JP7277248B2 (ja) 半導体装置及びその製造方法
US9520371B2 (en) Planar passivation for pads
US20230130044A1 (en) Semiconductor device and method for manufacturing the same
US8729663B2 (en) Semiconductor device
WO2009141952A1 (fr) Dispositif à semi-conducteur et son procédé de fabrication
JP6233376B2 (ja) 固体撮像装置及び電子機器
TW201733065A (zh) 積體電路
KR100783276B1 (ko) 반도체 소자 및 그 제조방법
TWI843735B (zh) 半導體裝置及半導體裝置之製造方法
KR20090022325A (ko) 반도체 소자의 본딩 패드 및 그의 제조 방법
KR20100073786A (ko) 이미지센서 및 그 제조방법
JP2023004854A (ja) 半導体装置及びその製造方法
JP2007208190A (ja) 半導体装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201480053552.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14851093

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2015540449

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 15023783

Country of ref document: US

ENP Entry into the national phase

Ref document number: 20167008139

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14851093

Country of ref document: EP

Kind code of ref document: A1