WO2014061425A1 - 不揮発性半導体記憶装置 - Google Patents
不揮発性半導体記憶装置 Download PDFInfo
- Publication number
- WO2014061425A1 WO2014061425A1 PCT/JP2013/076284 JP2013076284W WO2014061425A1 WO 2014061425 A1 WO2014061425 A1 WO 2014061425A1 JP 2013076284 W JP2013076284 W JP 2013076284W WO 2014061425 A1 WO2014061425 A1 WO 2014061425A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- transistor
- cell
- bit line
- read
- erase
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 44
- 239000003990 capacitor Substances 0.000 claims description 34
- 230000000295 complement effect Effects 0.000 claims description 20
- 238000012546 transfer Methods 0.000 abstract description 12
- 230000007257 malfunction Effects 0.000 abstract description 10
- 238000012217 deletion Methods 0.000 abstract 2
- 230000037430 deletion Effects 0.000 abstract 2
- 101000801058 Homo sapiens TM2 domain-containing protein 2 Proteins 0.000 description 31
- 102100033691 TM2 domain-containing protein 2 Human genes 0.000 description 31
- 239000010410 layer Substances 0.000 description 17
- 238000009792 diffusion process Methods 0.000 description 15
- 101710136728 Probable UDP-arabinopyranose mutase 1 Proteins 0.000 description 9
- 102100027505 RANBP2-like and GRIP domain-containing protein 1 Human genes 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 8
- 101000801068 Homo sapiens TM2 domain-containing protein 3 Proteins 0.000 description 4
- 102100033692 TM2 domain-containing protein 3 Human genes 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 101000579953 Homo sapiens RANBP2-like and GRIP domain-containing protein 2 Proteins 0.000 description 2
- 102100027511 RANBP2-like and GRIP domain-containing protein 2 Human genes 0.000 description 2
- 101000665501 Solanum tuberosum Probable UDP-arabinopyranose mutase 2 Proteins 0.000 description 2
- 238000010923 batch production Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 102100030055 Dynein light chain roadblock-type 1 Human genes 0.000 description 1
- 101710188204 Dynein light chain roadblock-type 1 Proteins 0.000 description 1
- 101710185515 Major outer membrane lipoprotein Lpp Proteins 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
- G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
- G11C14/0063—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell and the nonvolatile element is an EEPROM element, e.g. a floating gate or MNOS transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/60—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the control gate being a doped region, e.g. single-poly memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/24—Bit-line control circuits
Definitions
- the present invention relates to a nonvolatile semiconductor memory device, and is suitable for application to, for example, a nonvolatile semiconductor memory device manufactured using a single layer of polysilicon.
- a nonvolatile semiconductor memory device using single-layer polysilicon includes a large-area capacitor that uses a well as a control gate, and a MOS (Metal-Oxide-Semiconductor) transistor for reading data (hereinafter simply referred to as a read transistor).
- MOS Metal-Oxide-Semiconductor
- a read transistor for reading data
- Patent Document 1 JP-T-2009-538519 (hereinafter referred to as Patent Document 1) is an example of this, and a PMOS access transistor is provided as a read transistor, and a current flowing through the read transistor is detected during a data read operation. Thereby, it can be determined whether data is written or erased in the corresponding floating gate. Further, in this Patent Document 1, during data erasing operation, a high voltage drop is generated between both ends of the gate insulating film of the read transistor, and the charge is extracted from the floating gate through the gate insulating film of the read transistor. Data can be erased from the cell.
- an NMOS access transistor is provided as a read transistor, and when data is written to the floating gate, charges are tunneled from the channel of the read transistor into the floating gate, and data is transferred to the floating gate.
- a configuration for writing is also disclosed.
- the charge passing region is damaged by the electric field applied to the gate insulating film and the stress of hot carriers. Therefore, in the conventional read transistor in which the charge passes through the gate insulating film during the data writing operation and erasing operation, the gate insulating film is damaged, and the read current obtained from the read transistor is generated due to the generation of the interface state. There is a problem that the operation may be reduced and malfunction may occur.
- a read transistor when used for data writing as in Patent Document 1, for example, a part of electric charge may be injected into a sidewall region of the read transistor. It is difficult to remove charges in the sidewall region, and in the read transistor, the threshold voltage (the voltage at which the read transistor switches from off to on by repeating data writing) is referred to as Vth hereinafter. ) May shift and cause malfunctions.
- Vth the voltage at which the read transistor switches from off to on by repeating data writing
- Patent Document 2 a write bit line for determining selection / non-selection of writing, and a read These bit lines can be provided independently, and a configuration in which the read transistor region does not serve as a charge transfer path during data writing and erasing can be realized.
- an object of the present invention is to propose a nonvolatile semiconductor memory device that can reliably prevent malfunction of a read transistor without increasing the number of bit lines.
- a first aspect of the present invention provides a nonvolatile memory comprising a plurality of electrically insulated floating gates, a first bit line and a second bit line, and a cell is formed for each floating gate.
- each of the cells includes a read transistor for reading a voltage according to the presence or absence of charge in the floating gate, a program transistor for injecting charge into the floating gate, and charge from the floating gate.
- An erase transistor to be pulled out, and a control capacitor for adjusting the potential of the floating gate, and the floating gate extends over each active region of the read transistor, the program transistor, the erase transistor, and the control capacitor.
- the one cell has a configuration in which the first bit line is connected to the read transistor via a switch transistor, and the second bit line is directly connected to the program transistor
- the other cell paired with the cell has a configuration in which the second bit line is connected to the read transistor via a switch transistor, and the first bit line is directly connected to the program transistor.
- the present invention provides a nonvolatile semiconductor memory comprising a plurality of electrically insulated floating gates, a first bit line and a second bit line, and a cell is formed for each floating gate.
- a device Each said cell A read transistor for reading a voltage according to the presence or absence of charge in the floating gate, a program transistor for injecting charge into the floating gate, an erase transistor for extracting charge from the floating gate, and adjusting the potential of the floating gate A control capacitor, and the floating gate extends on each active region of the read transistor, the program transistor, the erase transistor, and the control capacitor,
- One said cell is At the time of data write operation, one end is applied to the first bit line to which a write voltage for injecting charges into the floating gate by the program transistor or a write inhibit voltage for injecting charges into the floating gate by the program transistor is applied.
- the other end is connected to one end of the read transistor, and is turned off during the data write operation to cut off the supply of the write voltage and the write inhibit voltage from the first bit line to the read transistor.
- One switch transistor, The second bit line has a configuration directly connected to the program transistor,
- the other cell paired with the one cell is: During the data write operation, the write voltage or the write inhibit voltage is applied, one end is connected to the second bit line connected to the one cell, and the other end is connected to one end of the read transistor.
- the first bit line has a configuration directly connected to the program transistor, During a data read operation, a read voltage is applied to the first bit line and the second bit line to which the write voltage or the write inhibit voltage is applied during the data write operation, and the presence or absence of the charge in the floating gate
- the switch transistor of the cell that reads a voltage according to the above is turned on, and the first bit line or the second bit line connected to the switch transistor is electrically connected to the read transistor, To do.
- the nonvolatile semiconductor memory device wherein the erase transistor is formed in an N-type well or a P-type well, and the control capacitor has the same polarity as the erase transistor and a different N-type well or The P-type well is formed, and the read transistor, the switch transistor, and the program transistor are formed in a P-type well or N-type well having a polarity different from that of the erase transistor and the control capacitor. .
- the erase transistor is formed in an N-type well
- the control capacitor is formed in an N-type well different from the N-type well
- the read transistor, the switch transistor, and the program transistor are P-type. It is formed in a well.
- the switch transistor by switching the switch transistor, the second bit line connected to the program transistor of one cell and used for data writing functions as the bit line for reading in the other cell, and the data writing is performed.
- a program transistor and erase transistor that serve as a charge transfer path at the time of erasing and erasing, it is possible to reliably prevent malfunction of the read transistor caused by data writing and erasing without increasing the number of bit lines. obtain.
- FIG. 2 is a schematic diagram showing a layout of a circuit configuration of the memory unit shown in FIG. 1. It is a circuit diagram which shows the voltage value of each location at the time of data writing. It is a circuit diagram which shows the voltage value of each location at the time of erasing data. It is a circuit diagram which shows the voltage value of each site
- FIG. 8 is a table showing voltage values of respective parts at the time of data programming, erasing, data loading, writing and reading in the memory unit shown in FIG. 7.
- UN1 indicates a memory unit constituting the nonvolatile semiconductor memory device according to the present invention.
- the nonvolatile semiconductor memory device as will be described later with reference to FIG. 3, a plurality of memory units are arranged in a matrix.
- the memory unit UN1 includes a first cell 2a and a second cell 2b, and the first bit line BLP1 and the second bit line BLN1 are connected to the first cell 2a.
- Bit line BLP1 and second bit line BLP2 are also connected to second cell 2b.
- the first cell 2a and the second cell 2b are connected to an erase gate line EG, a source line SL, a read gate line RG1, and a control gate line PG1, and these erase gate line EG, source line SL, lead A predetermined voltage can be applied as needed from the gate line RG1 and the control gate line PG1.
- the first bit line BLP1 and the second bit line BLN1 are connected to the first cell 2a, and the number of bit lines per cell There will be two.
- the second bit line BLN1 for writing in one first cell 2a also serves as a bit line for reading in the other second cell 2b, the total number of bit lines And the number of cells is the same, and the effective number of bit lines is one per cell.
- the first cell 2a and the second cell 2b have the same configuration.
- these two cells constitute a complementary cell that stores 1 bit.
- a complementary cell that stores 1 bit is composed of two cells, the first cell 2a and the second cell 2b, will be described, but the present invention is not limited to this, and for each cell.
- a memory unit that stores 1 bit (that is, a memory unit that stores 1 bit in each of the first cell 2a and the second cell 2b and stores 2 bits in total) may be used.
- the first cell 2a includes an erase (erase) MOS transistor (hereinafter referred to as an erase transistor) 3a and a read (read) MOS transistor (hereinafter referred to as a read transistor). ) 4a, a program (write) MOS transistor (hereinafter referred to as a program transistor) 5a, a control capacitor 6a, and a switch MOS transistor (hereinafter referred to as a switch transistor) SWa, an erase transistor 3a, a read transistor 4a, the program transistor 5a, and the control capacitor 6a share one floating gate FGa.
- an erase (erase) MOS transistor hereinafter referred to as an erase transistor
- a read MOS transistor hereinafter referred to as a read transistor
- SWa switch MOS transistor hereinafter referred to as a switch transistor
- the floating gate FGa extends to each active region of the erase transistor 3a, read transistor 4a, program transistor 5a, and control capacitor 6a, and functions as a control gate for the erase transistor 3a, read transistor 4a, and program transistor 5a. And it can function as an electrode of the control capacitor 6a.
- the floating gate FGa is connected to the gate insulating film GI1 of the erase transistor 3a, the gate insulating film GI2 of the read transistor 4a, the gate insulating film GI3 of the program transistor 5a, and the insulating film GI4 of the control capacitor 6a. Yes.
- the diffusion layer at one end of the control capacitor 6a is connected to the control gate line PG1, and the potential of the control gate line PG1 can be transmitted to the floating gate FGa.
- the erase transistor 3a is a P-type MOS, and an erase gate line EG is connected to a diffusion layer at one end, and the potential of the erase gate line EG can be transmitted to the floating gate FGa via the gate insulating film GI1.
- the diffusion layer at the other end of the erase transistor 3a is short-circuited with a first N-type well N1 described later.
- the read transistor 4a is an N-type MOS
- the source line SL is connected to the diffusion layer at one end
- the diffusion layer at one end of the switch transistor SWa is connected to the diffusion layer at the other end.
- the switch transistor SWa is an N-type MOS, has a configuration in which the first bit line BLP1 is connected to the diffusion layer at the other end, and performs read / write operation with the first bit line BLP1 as necessary.
- the transistor 4a can be electrically connected, or the electrical connection can be interrupted.
- the read gate line RG1 connected to the switch transistors SWa and SWb is the first read gate line RGP1 connected to the gate of the switch transistor SWa of the first cell 2a and the switch of the second cell 2b. It is composed of a second read gate line RGN1 connected to the gate of the transistor SWb, and a predetermined voltage can be applied to each switch transistor SWa, SWb to turn on / off the switch transistors SWa, SWb as required. It is made like that.
- a common source line SL is connected to the other end of the read transistors 4a and 4b, one end of which is connected to each of the switch transistors SWa and SWb, and a predetermined voltage is applied to the read transistors 4a and 4b via the source line SL. It can be applied to both.
- the program transistors 5a and 5b are N-type MOS, and the second bit line BLN1 is connected to the diffusion layer at one end of the program transistor 5a arranged in one first cell 2a, and the other A first bit line BLP1 is connected to the diffusion layer at one end of the program transistor 5b disposed in the second cell 2b.
- the first bit line BLP1 is connected to the read transistor 4a of the first cell 2a via the switch transistor SWa and directly connected to the program transistor 5b of the second cell 2b.
- the second bit line BLN1 is connected to the read transistor 4b of the second cell 2b via the switch transistor SWb and directly connected to the program transistor 5a of the first cell 2a.
- the other ends of the program transistors 5a and 5b are electrically separated from the diffusion layers of other adjacent program transistors.
- control capacitors 6a and 6b have one end of the diffusion layer connected to the control gate line PG1, and the other end of the diffusion layer is short-circuited to a second N-type well N2, which will be described later. It can be transmitted to the floating gates FGa and FGb through the insulating film GI4.
- the area of the insulating film GI4 of the control capacitor 6a is formed larger than the area of the gate insulating film GI1 of the erase transistor 3a.
- the potential from the control gate line PG1 is easily transmitted to the floating gate FGa by an amount corresponding to the increase in the area of the insulating film GI4 of the control capacitor 6a.
- a large-capacity tunnel current is generated in the insulating film GI3 of the transistor 5a so that a large amount of charge can be injected from the substrate to the floating gate FGa.
- FIG. 2 is a schematic diagram showing an example of a layout for realizing the circuit configuration of the memory unit UN1 shown in FIG.
- a first N-type well N1, a first P-type well P1, a second N-type well N2, and a second P-type well P2 are sequentially arranged on a substrate (not shown).
- the first cell 2a and the second cell 2b are arranged in parallel across the first N-type well N1, the first P-type well P1, the second N-type well N2, and the second P-type well P2. Is formed.
- a first active region is formed in the first N-type well N1 across the first cell 2a and the second cell 2b, and the erase transistors 3a, 3b of the first cell 2a and the second cell 2b are formed. Are formed in the first active region.
- the first P-type well P1 adjacent to the first N-type well N1 has a second active region formed over the first cell 2a and the second cell 2b, and the switch of the first cell 2a
- the transistor SWa, the read transistor 4a, and the program transistor 5b of the other second cell 2b are formed in the second active region.
- a fourth active region is formed across the first cell 2a and the second cell 2b in the second N-type well N2 that is electrically insulated from the first N-type well N1. Control capacitors 6a and 6b of the cell 2a and the second cell 2b are formed in the fourth active region.
- a third active region is formed across the first cell 2a and the second cell 2b, and the program transistor 5a of the first cell 2a is formed.
- the switch transistor SWb and the read transistor 4b of the second cell 2b are formed in the third active region.
- the floating gates FGa and FGb are arranged so as to run in parallel across the first active region, the second active region, the fourth active region, and the third active region.
- FGb is formed across erase transistors 3a and 3a, read transistors 4a and 4b, program transistors 5a and 5b, and control capacitors 6a and 6b.
- the memory unit UN1 is arranged as shown in FIG. 2, so that these erase transistors 3a and 3b, read transistors 4a and 4b, program transistors 5a and 5b, control capacitors 6a and 6b, and switch transistors SWa and SWb are arranged. It can be mounted efficiently and the overall size can be reduced.
- the program transistor 5b is adjacent to the program transistor of another memory unit, but the diffusion layer at the other end is electrically insulated from the diffusion layer of the other program transistor.
- a diffusion layer of an adjacent program transistor may be electrically insulated by an element isolation layer, or the other end may be short-circuited with a P-type well having a different polarity. .
- the layout is not limited to that shown in FIG.
- the above-described third active region is formed in the first P-type well P1
- the second active region and the third active region are formed in the first P-type well P1. good.
- FIG. 3 shows the nonvolatile semiconductor memory device 1 in which the memory unit UN1 shown in FIG. 1 is arranged in 2 rows and 2 columns, and among these memory units UN1, UN2, UN3, and UN4 The voltage values of the respective parts when data is written only in the first cell 2a (ie, area ER1) of the memory unit UN1 in the first row and first column are shown.
- the memory unit UN1 in which data is written to either the first cell 2a or the second cell 2b is referred to as a selected memory unit 10, and data is stored in both the first cell 2a and the second cell 2b.
- the memory units UN2, UN3, and UN4 that do not perform writing are referred to as non-selected memory units 11.
- the first cell (hereinafter also referred to as a selected cell) 2a to which data is written is written.
- the second bit line BLN1 connected to the program transistor 5a is set as a selected bit line BL1, and a write voltage of 0 [V] can be applied to the selected bit line BL1.
- a write gate voltage of 12 [V] can be applied to the control gate line PG1 connected to the selected memory unit 10.
- the control capacitor 6a connected to the control gate line PG1 can increase the voltage of the floating gate FGa due to capacitive coupling between the insulating film GI4 (FIG. 1) and the floating gate FGa.
- the nonvolatile semiconductor memory device 1 when a write voltage of 0 [V] is applied to the selected bit line BL1, the channel potential of the program transistor 5a of the selected cell 2a becomes 0 [V], which is the same as that of the selected bit line BL1, A large voltage drop occurs between the floating gate FGa and the channel of the program transistor 5a due to the write gate voltage (12 [V]) of the control gate line PG1.
- charges can be injected from the substrate into the floating gate FGa in the channel of the program transistor 5a due to the quantum tunnel effect caused by the potential difference between the floating gate FGa and the program transistor 5a.
- charge can be accumulated in the floating gate FGa, and data can be written.
- a write inhibit voltage of 6 [V] is applied to the first bit line BLP1 serving as the non-selected bit line BL2.
- the write inhibit voltage of the first bit lines BLP1 to 6 [V] is applied to one end of the program transistor 5b of the other second cell (hereinafter also referred to as non-selected cell) 2b that does not write data. Can be applied.
- the channel potential of the program transistor 5b becomes 6 [V], which is the same as the write inhibit voltage of the first bit line BLP1, so that the write of the control gate line PG1
- the potential difference from the gate voltage (12 [V]) is reduced, and as a result, the quantum tunnel effect does not occur and charges cannot be injected into the floating gate FGb.
- a write inhibit voltage of 6 [V] is also applied to the erase gate line EG and the source line SL, and the first cell 2a and the second cell 2b of the selected memory unit 10 are connected to the erase gate line EG.
- the potential difference between the floating gates FGa and FGb is different between the gate insulating film GI1 (FIG. 1) of the erase transistors 3a and 3b and the gate insulating film GI2 (FIG. 1) of the read transistors 4a and 4b connected to the source line SL.
- the quantum tunnel effect does not occur in that region, and charge cannot be injected into the floating gates FGa and FGb.
- an off-voltage of 0 [V] is applied to the first read gate line RGP1 and the second read gate line RGN1 arranged in the selected memory unit 10 at this time.
- the switch transistor SWa of the first selected cell 2a is turned off by applying an off voltage of 0 [V] from the first read gate line RGP1 to the gate, and the first bit line BLP1 The voltage is cut off, and the voltage of the first bit line BLP1 cannot be applied to the read transistor 4a.
- the switch transistor SWb of the second cell 2b is also turned off by applying an off voltage of 0 [V] from the second read gate line RGN1 to the gate, and the second bit line BLN1 The voltage is cut off, and the voltage of the second bit line BLN1 cannot be applied to the read transistor 4b.
- the erase gate line EG is shared by the plurality of memory units UN1, UN2, UN3, and UN4, and a predetermined voltage is collectively applied to the erase transistors 3a and 3b of the memory units UN1, UN2, UN3, and UN4. Can be applied.
- the source line SL is also shared by the multiple memory units UN1, UN2, UN3, and UN4, and a predetermined voltage is applied to the read transistors 4a and 4b of each memory unit UN1, UN2, UN3, and UN4 at once. It is made to be able to do.
- a write gate voltage of 12 [V] is applied to the control gate line PG1 shared with the selected memory unit 10, but the first non-selected bit line BL2 is the first. Since the write inhibit voltage of 6 [V] is applied to the bit line BLP2 and the second bit line BLN2, the potential difference between the floating gates FGa and FGb and the program transistors 5a and 5b is small, and the quantum tunnel in that region Charges cannot be injected into the floating gates FGa and FGb without any effect.
- the write voltage is applied to the second bit line BLN1 shared with the selected memory unit 10, but the write inhibit gate of 0 [V] is applied to the control gate line PG2. Since a voltage is applied, there is no potential difference between the floating gates FGa, FGb and the program transistors 5a, 5b, and charges are injected into the floating gates FGa, FGb without generating a quantum tunnel effect in that region. I don't get it.
- this nonvolatile semiconductor memory device 1 it is possible to inject charge only into the floating gate FGa provided in the first cell 2a of the selected memory unit 10 by using only the program transistor 5a without using the read transistor 4a as a charge transfer path.
- the selected memory unit 10 without injecting charges into the second cell 2b of the selected memory unit 10 and the floating gates FGa and FGb provided in the first cell 2a and the second cell 2b of the other non-selected memory unit 11 Data can be written only to the first cell 2a.
- FIG. 4 shows the voltage values of the respective parts when erasing data in the memory units UN1, UN2, UN3, UN4.
- an erase voltage of 12 [V] can be applied to the erase gate line EG, and 0 [V] can be applied to the source line SL and the control gate lines PG1 and PG2.
- the switch transistors SWa and SWb are turned off by applying 0 [V] to the first read gate lines RGP1 and RGP2 and the second read gate lines RGN1 and RGN2.
- the electrical connection between the first bit line BLP1 and the read transistor 4a and between the second bit line BLN1 and the read transistor 4b can be cut off.
- the nonvolatile semiconductor memory device 1 applies a strong electric field only to the gate insulating film GI1 of the erase transistors 3a and 3b connected to the erase gate line EG by opening the first bit line BLP1 and the second bit line BLN1. Is done.
- the erase transistors 3a and 3b can pull out the charges in the floating gates FGa and FGb to the channel, and can erase the data of the memory units UN1, UN2, UN3, and UN4 by mat batch processing.
- the nonvolatile semiconductor memory device 1 when erasing data, only the areas of the erase transistors 3a and 3b are used without using the areas of the read transistors 4a and 4b in the memory units UN1, UN2, UN3, and UN4 as a charge transfer path.
- the charge can be extracted from the floating gates FGa and FGb, and the matte erasure of data can be performed.
- FIG. 5 shows the voltage values of the respective parts when reading data from the memory unit UN1 among the memory units UN1, UN2, UN3, and UN4.
- data is written only in the first cell 2a of the memory unit UN1 among the memory units UN1, UN2, UN3, and UN4, and no data is written in the second cell 2b of the memory unit UN1.
- a state where charges are accumulated in the floating gate FGa is “0”
- a state where no charges are accumulated in the floating gate FGb is “1”.
- an ON voltage of 3 [V] is applied to the first read gate line RGP1 and the second read gate line RGN1, and both switch transistors SWa and SWb are turned on.
- 0 [V] is applied to the source line SL, and VCC can be applied to the first bit lines BLP1 and BLP2 and the second bit lines BLN1 and BLN2 as a read voltage.
- the read transistor 4a when 0 [V] is applied to the source of the read transistor 4a, the read transistor 4a is turned off, and the read transistor 4a and the first bit The electrical connection between the lines BLP1 is cut off, and the voltage on the first bit line BLP1 remains at VCC.
- the other second cell 2b in which charge is not accumulated in the floating gate FGb (assuming that the threshold voltage Vth of the read transistors 4a and 4b is in a depleted state)
- 0 [V] is applied to the source of the read transistor 4b.
- the read transistor 4b and the second bit line BLN1 are electrically connected, and the voltage of the second bit line BLN1 changes and becomes lower than VCC.
- the second bit line BLN1 has a lower potential than the first bit line BLP1, and the potential difference between the first bit line BLP1 and the second bit line BLN1 is latched by a latch circuit (not shown)
- the first bit line BLP1 is fixed to VCC and the second bit line BLN1 is fixed to 0V, so that read information can be determined.
- 0 [V] is applied to the erase gate line EG and the control gate lines PG1 and PG2, and data from the erase transistors 3a and 3b and the control capacitors 6a and 6b is applied. Charge transfer in the floating gates FGa and FGb during reading can be prevented.
- VCC having a predetermined voltage may be applied to the EG or the control gate lines PG1 and PG2.
- VCC having a predetermined voltage
- the potential of the floating gate FGb rises due to capacitive coupling between the control capacitor 6b and the floating gate FGb, and as a result, is output from the read transistor 4b.
- the on-current increases, and the time until data is latched can be shortened.
- an off voltage of 0 [V] is applied to the first read gate line RGP2 and the second read gate line RGN2, and the switch transistors SWa, SWb is turned off, and the data of the floating gate is not read out.
- the switch transistors SWa, SWb is turned off, and the data of the floating gate is not read out.
- the read transistors 4a and 4b for reading the voltage according to the presence / absence of charges in the floating gates FGa and FGb and the floating gates FGa and FGb
- Program transistors 5a and 5b for injecting charges
- erase transistors 3a and 3b for extracting charges from the floating gates FGa and FGb
- control capacitors 6a and 6b for adjusting the potentials of the floating gates FGa and FGb
- the floating gate FGa (FGb) is extended on the active regions of the program transistor 5a (5b), the erase transistor 3a (3b), and the control capacitor 6a (6b).
- the first bit line BLP1 is connected to the read transistor 4a via the switch transistor SWa, and the second bit line BLN1 is directly connected to the program transistor 5a.
- the second bit line BLN1 is connected to the read transistor 4b via the switch transistor SWb, and the first bit line BLP1 is directly connected to the program transistor 5b.
- the read transistors 4a and 4b for reading data from the floating gates FGa and FGb do not serve as a charge transfer path when data is written or erased, and the read transistors 4a and 4b
- damage due to the electric field applied to the gate oxide film and stress caused by hot carriers can be prevented, and thus the read current does not deteriorate due to data writing or erasing, and malfunction can be prevented.
- the read transistors 4a and 4b do not serve as a charge transfer path when data is written or erased, a part of the charge is injected into the sidewall regions of the read transistors 4a and 4b. Even if data rewrite is repeated, the Vth of the read transistors 4a and 4b is not shifted and malfunction can be prevented.
- the first bit line BLP1 and the second bit line BLN1 are provided and the number of bit lines is two, one of the first cells 2a is used for writing. Since the second bit line BLN1 is configured to also serve as a read bit line in the other second cell 2b, the number of bit lines and the number of cells are the same as a whole, and the effective number of bit lines is Since there is one cell per cell, the entire device can be reduced in size.
- the second bit line BLN1 connected to the program transistor 5a of the first cell 2a and used for data writing is switched to the other by switching the switch transistors SWa and SWb.
- the number of bit lines can be increased by providing program transistors 5a and 5b and erase transistors 3a and 3b that serve as charge transfer paths when writing and erasing data while also serving as a read bit line in the second cell 2b.
- the malfunction of the read transistors 4a and 4b caused by being used for data writing and erasing can be reliably prevented.
- Complementary type first cell and second cell Vth monitor In the test of the memory unit UN1, when the cell is not the complementary type as in the above-described embodiment, for example, 1 cell / 1 bit, By simply controlling the voltage applied to the control gate line PG1, it is possible to monitor the Vth (threshold voltage) of the read transistors 4a and 4b.
- each switch transistor SWa connected to the read gate line RG1 , SWb are both turned on, the potential of the complementary bit line changes depending on the state of the complementary cell, so that the first bit line on the side where the voltage has fallen earlier, for example, by a latch circuit (not shown)
- BLP1 is set to “1” and the other second bit line BLN1 side is forcibly set to “0”, and normal monitoring cannot be performed.
- the read gate line RG1 in the memory unit UN1 is composed of the first read gate line RGP1 and the second read gate line RGN1.
- the switch transistors SWa and SWb are individually turned on / off, and the Vth of the first cell 2a and the second cell 2b are individually set. It is designed to be monitored.
- FIG. 6 shows the voltage value of each part when the Vth of the first cell is monitored in the memory unit UN1 shown in FIG.
- 0 [V] is applied to the erase gate line EG and the source line SL, and VCC having a predetermined voltage is applied to the first read gate line RGP1 connected to the first cell 2a that monitors Vth.
- 0 [V] can be applied to the second read gate line RGN1 connected to the second cell 2b that does not monitor Vth.
- the switch transistor SWb by applying 0 [V] to the second read gate line RGN1, the switch transistor SWb is forcibly turned off, and the switch transistor SWb causes the floating gate FGb and the second bit line BLN1 to be connected.
- the voltage of the second bit line BLN1 can be kept constant without involving the potential state of the second cell 2b in the second bit line BLN1.
- a predetermined voltage for example, VCC / 2 is applied to the second bit line BLN1, a reference current I basis that determines Vth is supplied to the first bit line BLP1, and a monitor voltage V is applied to the control gate line PG1.
- V the voltage value of the monitor voltage V monit0r applied to the control gate line PG1 is changed.
- the voltage of the floating gate FGa rises due to the capacitive coupling generated between the control capacitor 6a and the floating gate FGa, and the read The on-current flowing through the transistor 4a can change.
- the first bit line BLP1 becomes lower in potential than the second bit line BLN1 and 0 [V And Vth of the first cell 2a can be determined to be equal to or lower than the monitor voltage Vmonitor .
- the first bit line BLP1 when only an on-current less than the reference current I basis flows from the read transistor 4a, the first bit line BLP1 is set to a higher potential than the second bit line BLN1 after a predetermined time. Therefore , it can be determined that the Vth of the first cell 2a is equal to or higher than the monitor voltage Vmonitor .
- Vth can be monitored. Specifically, a predetermined voltage VCC is applied to the second read gate line RGN1 connected to the second cell 2b that monitors Vth, and the first read gate line RGP1 connected to the first cell 2a that does not monitor Vth
- VCC a predetermined voltage
- the switch transistor SWa is turned off, and the switch transistor SWa cuts off the electrical connection between the floating gate FGa and the first bit line BLP1, and the first bit line BLP1 is kept constant. Can be maintained at a voltage of
- the reference current I basis that determines Vth is supplied to the second bit line BLN1, the monitor voltage V monitor is applied to the control gate line PG1, and the monitor that is applied to the control gate line PG1.
- the voltage value of the voltage V monitor it is determined whether or not the on-current flowing from the read transistor 4b is greater than or equal to the reference current I basis .
- FIG. 7 shows one memory unit UN30 constituting the nonvolatile semiconductor memory device according to the present invention.
- the nonvolatile semiconductor memory device according to another embodiment has a configuration in which a plurality of memory units are arranged in a matrix.
- this configuration will be described below with a focus on one memory unit UN30.
- the memory unit UN30 is characterized in that an SRAM cell 30 is connected to a nonvolatile memory unit 31 including a first cell 2a and a second cell 2b.
- the SRAM cell 30 includes access transistors 21a and 21b made of N-type MOS transistors, load transistors 22a and 22b made of P-type MOS transistors, and drive transistors 23a and 23b made of N-type MOS transistors. It is composed of a number of MOS transistors.
- the load transistors 22a and 22b have drains connected to the drains of the drive transistors 23a and 23b, sources connected to the power supply line Vpp, and gates connected to the gates of the drive transistors 23a and 23b.
- the sources of drive transistors 23a and 23b are connected to the ground line GND.
- the access transistor 21a has a drain connected to the complementary first bit line BLT, and a source connected to the storage node Ca between the load transistor 22a and the drive transistor 23a and the gates of the load transistor 22b and the drive transistor 23b.
- the drain of the other access transistor 21b is also connected to the complementary second bit line BLB, and the source is connected to the storage node Cb between the load transistor 22b and the drive transistor 23b and to the gates of the load transistor 22a and the drive transistor 23a. Is connected.
- these access transistors 21a and 21b have gates connected to a common word line WL, and a latch-type sense amplifier (not shown) is connected between the complementary first bit line BLT and the complementary second bit line BLB. Yes.
- the SRAM cell 30 has the first bit line BLP of the first cell 2a connected to one storage node Ca and the second bit line BLN of the second cell 2b connected to the other storage node Cb. Is connected.
- the nonvolatile memory unit 31 has substantially the same configuration as the memory unit UN1 shown in FIG. 1 described in the above embodiment, but here, the read gate line RG is one and the switch transistors SWa and SWb are provided. It is configured so that ON / OFF control can be performed collectively.
- the memory unit UN30 having such a configuration is configured to perform external data writing and reading by the SRAM cell 30.
- FIG. 8 shows a time when data is written to the SRAM cell 30 in the memory unit UN30 (indicated as “write” in FIG. 8) and a time when data is read from the SRAM cell 30 (indicated as “read” in FIG. 8).
- program When programming to load data from the SRAM cell 30 into the nonvolatile memory unit 31 (denoted as “program” in FIG. 8), when erasing data in the nonvolatile memory unit 31 (denoted as “erasing” in FIG. 8), nonvolatile memory
- the voltage value of each part at the time of data loading (represented as “data loading” in FIG. 8) for re-fetching data from the unit 31 to the SRAM cell 30 is shown.
- a part that can be set to an arbitrary voltage value is represented as “Don't care”.
- data write to the SRAM cell 30 is performed by applying a predetermined voltage of Vcc to the word line WL and connecting both the access transistors 21a and 21b connected to the word line WL. Turn on. At this time, a predetermined voltage of Vcc can also be applied to the power supply line Vpp. In the SRAM cell 30, for example, when Vcc is applied as a write voltage to one complementary first bit line BLT, 0 [V] can be applied as a write inhibit voltage to the other complementary second bit line BLB.
- one load transistor 22a and one drive transistor 23a are electrically connected to the complementary second bit line BLB and the gate through the other access transistor 21b, so that the gate becomes low.
- the load transistor While 22a is turned on, the drive transistor 23a is turned off.
- the storage node Ca between the load transistor 22a and the drive transistor 23a is electrically connected to the power supply line Vpp via the load transistor 22a, and the voltage becomes High.
- the other load transistor 22b and the drive transistor 23b are electrically connected to the complementary first bit line BLT via the one access transistor 21a, so that the gate becomes High.
- the load transistor 22b is turned off and the drive transistor 23b is turned on.
- the storage node Cb between the load transistor 22b and the drive transistor 23b is electrically connected to the ground line GND via the drive transistor 23b, and the voltage becomes low.
- the SRAM cell 30 is in a state where data is written.
- the non-volatile memory unit 31 performs the mat batch processing on the data recorded in the SRAM cell described above based on the principle of “(2) data write operation” described above. Can be imported. In the description here, it is assumed that in the SRAM cell 30, the potential of one storage node Ca is high and the potential of the other storage node Cb is low.
- the nonvolatile memory unit 31 6 [V] can be applied to the erase gate line EG and 12 [V] can be applied to the control gate line PG. Since the nonvolatile transistor 31 is electrically connected to the storage node Ca to which data is written via the first bit line BLP, the program transistor 5b of the second cell 2b is electrically connected. The channel potential becomes the same high potential as that of the storage node Ca, and the potential difference from the write gate voltage (12 [V]) of the control gate line PG is reduced. As a result, the floating gate is not generated without the quantum tunnel effect. Charge cannot be injected into FGb.
- the program transistor 5a of the first cell 2a is electrically connected.
- the channel potential of the program transistor 5a becomes the same low potential as the storage node Cb, and the potential difference from the write gate voltage (12 [V]) of the control gate line PG becomes large.
- a quantum tunnel effect occurs, Charges can be injected into the floating gate FGa.
- the data recorded in the SRAM cell 30 can be taken into the nonvolatile memory unit 31 by the mat batch process, and thus the control of the peripheral circuit can be simplified.
- the erase transistor 3a and the read transistor 4a are not used as charge transfer paths, but only by the program transistor 5a. Charges can be injected into the floating gate FGa, thus reliably preventing malfunction of the read transistors 4a and 4b caused by the charge transfer path.
- the data once taken into the nonvolatile memory unit 31 as described above is based on the principle of “(4) Data read operation” described above. It is possible to write again to the SRAM cell 30 by the mat batch processing.
- the charge is accumulated in the floating gate FGa of one first cell 2a and the data is written, and the charge is not accumulated in the floating gate FGb of the other second cell 2b.
- the data is not written.
- 0 [V] can be applied to the erase gate line EG and 0 [V] can also be applied to the control gate line PG in the nonvolatile memory unit 31.
- the nonvolatile memory unit 31 by applying a predetermined voltage Vcc to the read gate line RG, the switch transistors SWa, SWb of the first cell 2a and the second cell 2b are turned on, and the read transistors 4a, When 0 [V] is applied to the source of 4b, the read transistors 4a and 4b are turned on.
- the nonvolatile memory 31 is electrically connected between the read transistor 4a and the first bit line BLP, and one storage node Ca of the SRAM cell 30 is set to a high potential in accordance with the high potential of the floating gate FGa. It can be restored to the written state.
- the nonvolatile memory unit 31 is also electrically connected between the read transistor 4b and the second bit line BLN, and the other storage node Cb of the SRAM cell 30 is set to a low potential in accordance with the low potential of the floating gate FGb. It can be restored to an unwritten state. Further, in the nonvolatile memory unit 31, data loading to the SRAM cell 30 can be performed by mat batch processing, so that control of peripheral circuits can be simplified.
- data can be erased in the nonvolatile memory unit 31 based on the principle of “(3) Data erasing operation” described above.
- an erase voltage of 12 [V] can be applied to the erase gate line EG, and 0 [V] can be applied to the source line SL and the control gate line PG.
- the nonvolatile memory unit 31 applies a strong electric field only to the gate insulating films of the erase transistors 3a and 3b connected to the erase gate line EG, so that the channel layers of the erase transistors 3a and 3b
- the data can be erased from the non-volatile memory unit 31 by extracting the charge and performing a mat batch process.
- the present invention is not limited to the present embodiment, and various modifications can be made within the scope of the gist of the present invention.
- FIG. 3 to FIG. 5 and FIG. Although voltage values at the time of data erasure, data reading, etc. are specified, the present invention is not limited to this, and various voltage values may be applied.
- the erase transistor 3a is formed in an N-type well
- the control capacitor 6a is formed in an N-type well different from the N-type well
- the read transistor 4a, the switch transistor SWa, and the program transistor 5a may be formed in an N-type well.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
各前記セルは、
前記フローティングゲート内の電荷の有無に応じた電圧を読み出すためのリードトランジスタと、前記フローティングゲートに電荷を注入するプログラムトランジスタと、前記フローティングゲートから電荷を引き抜くイレーストランジスタと、前記フローティングゲートの電位を調整するコントロールキャパシタとを備え、前記リードトランジスタ、前記プログラムトランジスタ、前記イレーストランジスタ、および前記コントロールキャパシタの各活性領域上に前記フローティングゲートが延在しており、
一の前記セルは、
データの書き込み動作時に、前記プログラムトランジスタで前記フローティングゲートに電荷を注入させる書き込み電圧、または前記プログラムトランジスタで前記フローティングゲートに電荷が注入されない書き込み禁止電圧が印加される前記第1ビット線に、一端が接続され、他端が前記リードトランジスタの一端に接続され、該データの書き込み動作時、オフ動作し、前記第1ビット線から前記リードトランジスタへの前記書き込み電圧および前記書き込み禁止電圧の供給を遮断する一のスイッチトランジスタを備え、
前記第2ビット線が前記プログラムトランジスタに直接接続された構成を有しており、
前記一のセルと対をなす他の前記セルは、
前記データの書き込み動作時に、前記書き込み電圧または前記書き込み禁止電圧が印加され、前記一のセルに接続された前記第2ビット線に、一端が接続され、他端が前記リードトランジスタの一端に接続され、該データの書き込み動作時、オフ動作し、前記第2ビット線から前記リードトランジスタへの前記書き込み電圧および前記書き込み禁止電圧の供給を遮断する他のスイッチトランジスタを備え、
前記第1ビット線が前記プログラムトランジスタに直接接続された構成を有しており、
データの読み出し動作時には、前記データの書き込み動作時に前記書き込み電圧または前記書き込み禁止電圧が印加される前記第1ビット線および前記第2ビット線に読み出し電圧が印加され、前記フローティングゲートの前記電荷の有無に応じた電圧を読み出すセルの前記スイッチトランジスタがオン動作し、該スイッチトランジスタに接続された前記第1ビット線または前記第2ビット線と、前記リードトランジスタとを電気的に接続させる
ことを特徴とする。
図1において、UN1は本発明による不揮発性半導体記憶装置を構成するメモリユニットを示す。不揮発性半導体記憶装置は、図3にて後述するように複数のメモリユニットが行列状に配置されるが、先ず初めに1つのメモリユニットUN1に着目して以下この構成について説明する。図1に示すように、メモリユニットUN1は、第1セル2aおよび第2セル2bを備え、第1ビット線BLP1および第2ビット線BLN1が第1セル2aに接続されているとともに、これら第1ビット線BLP1および第2ビット線BLP2が第2セル2bにも接続されている。
図3は、図1に示したメモリユニットUN1を2行2列に配置した不揮発性半導体記憶装置1を示し、これら複数のメモリユニットUN1,UN2,UN3,UN4のうち、1行1列目のメモリユニットUN1の第1セル2a(すなわち、エリアER1)にのみデータを書き込む際の各部位の電圧値を示している。なお、ここでは、第1セル2aまたは第2セル2bのいずれかにデータの書き込みが行われるメモリユニットUN1を選択メモリユニット10と呼び、第1セル2aおよび第2セル2bのいずれにもデータの書き込みを行わないメモリユニットUN2,UN3,UN4を非選択メモリユニット11と呼ぶ。
次に、この不揮発性半導体記憶装置1において、メモリユニットUN1,UN2,UN3,UN4のデータを消去する際の電圧印加について以下説明する。図3との対応部分に同一符号を付して示す図4は、メモリユニットUN1,UN2,UN3,UN4のデータを消去する際の各部位の電圧値を示している。
次に、不揮発性半導体記憶装置1において、データを読み出す際の電圧印加について以下説明する。図3との対応部分に同一符号を付して示す図5は、メモリユニットUN1,UN2,UN3,UN4のうち、メモリユニットUN1のデータを読み出す際の各部位の電圧値を示している。なお、ここでは、メモリユニットUN1,UN2,UN3,UN4のうちメモリユニットUN1の第1セル2aにだけデータが書き込まれ、メモリユニットUN1の第2セル2bにはデータが書き込まれていないものとする。また、ここでは、フローティングゲートFGaに電荷が蓄積された状態を例えば「0」とし、フローティングゲートFGbに電荷が蓄積されてない状態を「1」とする。
以上の構成において、不揮発性半導体記憶装置1では、フローティングゲートFGa,FGb内の電荷の有無に応じた電圧を読み出すためのリードトランジスタ4a,4bと、フローティングゲートFGa,FGbに電荷を注入するプログラムトランジスタ5a,5bと、フローティングゲートFGa,FGbから電荷を引き抜くイレーストランジスタ3a,3bと、フローティングゲートFGa,FGbの電位を調整するコントロールキャパシタ6a,6bとを備え、これらリードトランジスタ4a(4b)、プログラムトランジスタ5a(5b)、イレーストランジスタ3a(3b)、およびコントロールキャパシタ6a(6b)の各活性領域上にフローティングゲートFGa(FGb)を延在させた。
メモリユニットUN1のテストにおいて、上述した実施の形態のような相補型セルではなく、例えば1セル/1ビットとした場合には、単にコントロールゲート線PG1に印加する電圧を制御することで、リードトランジスタ4a,4bのVth(閾値電圧)をモニターすることができる。
次にSRAM(Static Random Access
Memory)セルと組み合わせたメモリユニットについて以下説明する。図1との対応部分に同一符号を付して示す図7は、本発明による不揮発性半導体記憶装置を構成する1つのメモリユニットUN30を示す。なお、この他の実施の形態による不揮発性半導体記憶装置は、複数のメモリユニットが行列状に配置された構成を有するが、ここでは1つのメモリユニットUN30に着目して以下この構成について説明する。図7に示すように、このメモリユニットUN30は、第1セル2aおよび第2セル2bからなる不揮発メモリ部31にSRAMセル30が接続されている点に特徴を有する。
この場合、SRAMセル30へのデータ書き込みは、ワード線WLにVccの所定電圧が印加され、ワード線WLに接続されたアクセストランジスタ21a,21bを双方ともオン動作させる。また、この際、電源線VppにもVccの所定電圧が印加され得る。SRAMセル30は、例えば一方の相補型第1ビット線BLTに書き込み電圧としてVccが印加されると、他方の相補型第2ビット線BLBに書き込み禁止電圧として0[V]が印加され得る。
SRAMセル30のデータを読み出す際は、ワード線WLにVccの所定電圧が印加され、ワード線WLに接続されたアクセストランジスタ21a,21bを双方ともオン動作する。これによりメモリユニットUN30では、相補型第1ビット線BLTを介して一方のストレージノードCaの電位を読み出すとともに、相補型第2ビット線BLBを介して他方のストレージノードCbの電位を読み出すことで、センスアンプによってストレージノードに記録されたデータの「0」「1」を判定し得る。
本発明では、上述したSRAMセルに記録したデータを、上述した「(2)データの書き込み動作」の原理を基に、マット一括処理で不揮発メモリ部31に取り込むことができる。なお、ここでの説明では、SRAMセル30において一方のストレージノードCaの電位が高いHigh状態にあり、他方のストレージノードCbの電位が低いLow状態にあるとする。
また、本発明では、上述したように不揮発メモリ部31に一旦取り込んだデータを、上述した「(4)データの読み出し動作」の原理を基に、マット一括処理でSRAMセル30に再び書き込むことができる。ここでは、不揮発メモリ部31において一方の第1セル2aのフローティングゲートFGaに電荷が蓄積してデータが書き込まれた状態とし、他方の第2セル2bのフローティングゲートFGbに電荷が蓄積されておらずデータが書き込まれていない状態とする。この場合、不揮発メモリ部31には、イレースゲート線EGに0[V]が印加され、コントロールゲート線PGにも0[V]が印加され得る。
さらに、本発明では、上述した「(3)データの消去動作」の原理を基に、不揮発メモリ部31においてデータを消去させることもできる。この場合、不揮発メモリ部31では、イレースゲート線EGに12[V]のイレース電圧が印加され、ソース線SL、コントロールゲート線PGに0[V]が印加され得る。不揮発メモリ部31は、イレースゲート線EGに接続されたイレーストランジスタ3a,3bのゲート絶縁膜にのみ強い電界が印加されることで、イレーストランジスタ3a,3bのチャネル層によってフローティングゲートFGa,FGb中の電荷を引き抜き、マット一括処理で不揮発メモリ部31のデータ消去を行い得る。
2a 第1セル(セル)
2b 第2セル(セル)
3a,3b イレーストランジスタ
4a,4b リードトランジスタ
5a,5b プログラムトランジスタ
6a,6b コントロールキャパシタ
SWa,SWb スイッチトランジスタ
BLP1,BLP2,BLP 第1ビット線
BLN1,BLN2,BLN 第2ビット線
FGa,FGb フローティングゲート
Claims (5)
- 電気的に絶縁された複数のフローティングゲートと、第1ビット線および第2ビット線とを備え、前記フローティングゲート毎にセルを構成した不揮発性半導体記憶装置であって、
各前記セルは、
前記フローティングゲート内の電荷の有無に応じた電圧を読み出すためのリードトランジスタと、前記フローティングゲートに電荷を注入するプログラムトランジスタと、前記フローティングゲートから電荷を引き抜くイレーストランジスタと、前記フローティングゲートの電位を調整するコントロールキャパシタとを備え、前記リードトランジスタ、前記プログラムトランジスタ、前記イレーストランジスタ、および前記コントロールキャパシタの各活性領域上に前記フローティングゲートが延在しており、
一の前記セルは、
前記第1ビット線がスイッチトランジスタを介して前記リードトランジスタに接続され、前記第2ビット線が前記プログラムトランジスタに直接接続された構成を有し、
前記一のセルと対をなす他の前記セルは、
前記第2ビット線がスイッチトランジスタを介して前記リードトランジスタに接続され、前記第1ビット線が前記プログラムトランジスタに直接接続された構成を有する
ことを特徴とする不揮発性半導体記憶装置。 - 各セルは、
前記イレーストランジスタがN型ウェルまたはP型ウェルに形成され、前記コントロールキャパシタが該イレーストランジスタと同じ極性で、かつ異なるN型ウェルまたはP型ウェルに形成されており、
前記リードトランジスタ、前記スイッチトランジスタおよび前記プログラムトランジスタが、前記イレーストランジスタおよび前記コントロールキャパシタと異なる極性のP型ウェルまたはN型ウェルに形成されている
ことを特徴とする請求項1記載の不揮発性半導体記憶装置。 - 前記フローティングゲート毎に設けた前記イレーストランジスタに共通の電圧を一律に印加するイレースゲート線と、
前記フローティングゲート毎に設けた前記リードトランジスタに共通の電圧を一律に印加するソース線と
を備えることを特徴とする請求項1または2記載の不揮発性半導体記憶装置。 - 前記一のセルと前記他のセルとで1ビットを構成し、
前記セル毎に設けられた各前記スイッチトランジスタには個別にゲート線が接続されており、各前記スイッチトランジスタが独立にオンオフ制御される
ことを特徴とする請求項1~3のうちいずれか1項記載の不揮発性半導体記憶装置。 - 前記第1ビット線がSRAMセルの一のストレージノードに接続され、前記第2ビット線が前記SRAMセルの前記一のストレージノードと相補的な他のストレージノードに接続されており、
前記SRAMセルと、前記一のセルおよび前記他のセルの2セルとから1ビットを構成する
ことを特徴とする請求項1~4のうちいずれか1項記載の不揮発性半導体記憶装置。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG11201502737UA SG11201502737UA (en) | 2012-10-19 | 2013-09-27 | Non-volatile semiconductor storage device |
US14/432,797 US9502109B2 (en) | 2012-10-19 | 2013-09-27 | Non-volatile semiconductor storage device |
EP13847756.7A EP2911190B1 (en) | 2012-10-19 | 2013-09-27 | Non-volatile semiconductor storage device |
KR1020157012738A KR101670619B1 (ko) | 2012-10-19 | 2013-09-27 | 불휘발성 반도체 기억 장치 |
CN201380051470.4A CN104718613B (zh) | 2012-10-19 | 2013-09-27 | 非易失性半导体存储装置 |
TW102135627A TWI646539B (zh) | 2012-10-19 | 2013-10-02 | Non-volatile semiconductor memory device |
IL238263A IL238263B (en) | 2012-10-19 | 2015-04-13 | A non-volatile semiconductor storage device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012231439A JP5556873B2 (ja) | 2012-10-19 | 2012-10-19 | 不揮発性半導体記憶装置 |
JP2012-231439 | 2012-10-19 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014061425A1 true WO2014061425A1 (ja) | 2014-04-24 |
Family
ID=50487997
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/076284 WO2014061425A1 (ja) | 2012-10-19 | 2013-09-27 | 不揮発性半導体記憶装置 |
Country Status (9)
Country | Link |
---|---|
US (1) | US9502109B2 (ja) |
EP (1) | EP2911190B1 (ja) |
JP (1) | JP5556873B2 (ja) |
KR (1) | KR101670619B1 (ja) |
CN (1) | CN104718613B (ja) |
IL (1) | IL238263B (ja) |
SG (1) | SG11201502737UA (ja) |
TW (1) | TWI646539B (ja) |
WO (1) | WO2014061425A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015159994A1 (ja) * | 2014-04-18 | 2015-10-22 | 株式会社フローディア | 不揮発性半導体記憶装置 |
KR20190130465A (ko) * | 2017-03-24 | 2019-11-22 | 플로디아 코포레이션 | 불휘발성 반도체 기억 장치 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6286292B2 (ja) * | 2014-06-20 | 2018-02-28 | 株式会社フローディア | 不揮発性半導体記憶装置 |
JP6306466B2 (ja) * | 2014-07-31 | 2018-04-04 | 株式会社フローディア | 不揮発性sramメモリセル、および不揮発性半導体記憶装置 |
US9847133B2 (en) * | 2016-01-19 | 2017-12-19 | Ememory Technology Inc. | Memory array capable of performing byte erase operation |
EP3330968B1 (en) * | 2016-12-04 | 2019-10-09 | eMemory Technology Inc. | Memory cell with different program and read paths for achieving high endurance |
US10373694B2 (en) * | 2017-08-31 | 2019-08-06 | Micron Technology, Inc. | Responding to power loss |
US10192626B1 (en) | 2017-08-31 | 2019-01-29 | Micro Technology, Inc. | Responding to power loss |
CN110335636B (zh) * | 2019-07-05 | 2021-04-02 | 中国科学院上海微系统与信息技术研究所 | 相变存储器的多级存储读写方法及系统 |
JP2021044041A (ja) * | 2019-09-12 | 2021-03-18 | キオクシア株式会社 | 半導体記憶装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005175411A (ja) | 2003-12-12 | 2005-06-30 | Genusion:Kk | 半導体装置、及びその製造方法 |
JP2007213699A (ja) * | 2006-02-09 | 2007-08-23 | Toshiba Corp | 半導体記憶装置 |
JP2008004718A (ja) * | 2006-06-22 | 2008-01-10 | Renesas Technology Corp | 半導体装置 |
WO2009119658A1 (ja) * | 2008-03-25 | 2009-10-01 | 凸版印刷株式会社 | 不揮発性半導体メモリ素子および半導体装置 |
JP2009538519A (ja) | 2006-04-11 | 2009-11-05 | モシス・インコーポレイテッド | Cmos論理プロセス内の不揮発性メモリ及びその動作方法 |
JP2011123958A (ja) * | 2009-12-11 | 2011-06-23 | Renesas Electronics Corp | 半導体装置 |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4387444A (en) * | 1980-07-07 | 1983-06-07 | Hughes Aircraft Company | Non-volatile semiconductor memory cells |
US4399552A (en) * | 1980-07-07 | 1983-08-16 | Renshaw Governor K | Crosstable X-ray cassette holder |
US4388704A (en) * | 1980-09-30 | 1983-06-14 | International Business Machines Corporation | Non-volatile RAM cell with enhanced conduction insulators |
JPS6295797A (ja) | 1985-10-21 | 1987-05-02 | Sharp Corp | 不揮発性半導体記憶装置 |
JPH0580115A (ja) * | 1991-09-19 | 1993-04-02 | Fujitsu Ltd | 不揮発性ランダムアクセスメモリ装置及び不揮発性ランダムアクセスメモリ装置における浮遊ゲート電圧レベルの検出方法 |
US5523971A (en) * | 1995-03-16 | 1996-06-04 | Xilinx, Inc. | Non-volatile memory cell for programmable logic device |
US5745432A (en) * | 1996-01-19 | 1998-04-28 | Sgs-Thomson Microelectronics, Inc. | Write driver having a test function |
US6324095B1 (en) * | 2000-05-09 | 2001-11-27 | Agere Systems Guardian Corp. | Low voltage flash EEPROM memory cell with improved data retention |
US6414873B1 (en) * | 2001-03-16 | 2002-07-02 | Simtek Corporation | nvSRAM with multiple non-volatile memory cells for each SRAM memory cell |
JP3914869B2 (ja) * | 2002-12-20 | 2007-05-16 | スパンション インク | 不揮発性メモリ及びその書き換え方法 |
JP2006527897A (ja) * | 2003-06-17 | 2006-12-07 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 不揮発性スタティックメモリセル |
US7149114B2 (en) * | 2004-03-17 | 2006-12-12 | Cypress Semiconductor Corp. | Latch circuit and method for writing and reading volatile and non-volatile data to and from the latch |
DE102004046793B3 (de) * | 2004-09-27 | 2006-05-11 | Austriamicrosystems Ag | Nicht-flüchtiges Speicherelement |
JP2006344735A (ja) * | 2005-06-08 | 2006-12-21 | Seiko Epson Corp | 半導体装置 |
JP2007042172A (ja) * | 2005-08-01 | 2007-02-15 | Sony Corp | 半導体メモリ装置 |
JP4725263B2 (ja) * | 2005-09-14 | 2011-07-13 | セイコーエプソン株式会社 | トランスファーゲート回路並びにそれを用いた集積回路装置及び電子機器 |
US7239558B1 (en) * | 2005-09-26 | 2007-07-03 | National Semiconductor Corporation | Method of hot electron injection programming of a non-volatile memory (NVM) cell array in a single cycle |
JP2007123830A (ja) | 2005-09-29 | 2007-05-17 | Matsushita Electric Ind Co Ltd | 不揮発性半導体記憶装置 |
US7483310B1 (en) * | 2006-11-02 | 2009-01-27 | National Semiconductor Corporation | System and method for providing high endurance low cost CMOS compatible EEPROM devices |
US7518916B2 (en) * | 2006-12-22 | 2009-04-14 | Cypress Semiconductor Corporation | Method and apparatus to program both sides of a non-volatile static random access memory |
US7656698B1 (en) | 2007-01-23 | 2010-02-02 | National Semiconductor Corporation | Non-volatile memory cell with improved programming technique with decoupling pass gates and equalize transistors |
US7755941B2 (en) * | 2007-02-23 | 2010-07-13 | Panasonic Corporation | Nonvolatile semiconductor memory device |
JP5266443B2 (ja) * | 2008-04-18 | 2013-08-21 | インターチップ株式会社 | 不揮発性メモリセル及び不揮発性メモリセル内蔵データラッチ |
US8050082B2 (en) * | 2008-10-27 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Two-stage 8T SRAM cell design |
JP5467809B2 (ja) * | 2009-07-16 | 2014-04-09 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8018768B2 (en) * | 2009-08-18 | 2011-09-13 | United Microelectronics Corp. | Non-volatile static random access memory (NVSRAM) device |
FR2952227B1 (fr) * | 2009-10-29 | 2013-09-06 | St Microelectronics Rousset | Dispositif de memoire du type electriquement programmable et effacable, a deux cellules par bit |
US8363469B1 (en) * | 2010-02-02 | 2013-01-29 | National Semiconductor Corporation | All-NMOS 4-transistor non-volatile memory cell |
US8861271B1 (en) * | 2012-03-16 | 2014-10-14 | Cypress Semiconductor Corporation | High reliability non-volatile static random access memory devices, methods and systems |
US9208826B2 (en) * | 2012-03-30 | 2015-12-08 | Sharp Kabushiki Kaisha | Semiconductor storage device with two control lines |
US20130294161A1 (en) * | 2012-05-07 | 2013-11-07 | Aplus Flash Technology, Inc. | Low-voltage fast-write nvsram cell |
-
2012
- 2012-10-19 JP JP2012231439A patent/JP5556873B2/ja active Active
-
2013
- 2013-09-27 SG SG11201502737UA patent/SG11201502737UA/en unknown
- 2013-09-27 US US14/432,797 patent/US9502109B2/en active Active
- 2013-09-27 EP EP13847756.7A patent/EP2911190B1/en active Active
- 2013-09-27 CN CN201380051470.4A patent/CN104718613B/zh active Active
- 2013-09-27 WO PCT/JP2013/076284 patent/WO2014061425A1/ja active Application Filing
- 2013-09-27 KR KR1020157012738A patent/KR101670619B1/ko active IP Right Grant
- 2013-10-02 TW TW102135627A patent/TWI646539B/zh active
-
2015
- 2015-04-13 IL IL238263A patent/IL238263B/en active IP Right Grant
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005175411A (ja) | 2003-12-12 | 2005-06-30 | Genusion:Kk | 半導体装置、及びその製造方法 |
JP2007213699A (ja) * | 2006-02-09 | 2007-08-23 | Toshiba Corp | 半導体記憶装置 |
JP2009538519A (ja) | 2006-04-11 | 2009-11-05 | モシス・インコーポレイテッド | Cmos論理プロセス内の不揮発性メモリ及びその動作方法 |
JP2008004718A (ja) * | 2006-06-22 | 2008-01-10 | Renesas Technology Corp | 半導体装置 |
WO2009119658A1 (ja) * | 2008-03-25 | 2009-10-01 | 凸版印刷株式会社 | 不揮発性半導体メモリ素子および半導体装置 |
JP2011123958A (ja) * | 2009-12-11 | 2011-06-23 | Renesas Electronics Corp | 半導体装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP2911190A4 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015159994A1 (ja) * | 2014-04-18 | 2015-10-22 | 株式会社フローディア | 不揮発性半導体記憶装置 |
JP2015207644A (ja) * | 2014-04-18 | 2015-11-19 | 株式会社フローディア | 不揮発性半導体記憶装置 |
KR20160145587A (ko) * | 2014-04-18 | 2016-12-20 | 플로디아 코포레이션 | 불휘발성 반도체 기억 장치 |
US9830989B2 (en) | 2014-04-18 | 2017-11-28 | Floadia Corporation | Non-volatile semiconductor storage device |
KR102293640B1 (ko) | 2014-04-18 | 2021-08-24 | 플로디아 코포레이션 | 불휘발성 반도체 기억 장치 |
KR20190130465A (ko) * | 2017-03-24 | 2019-11-22 | 플로디아 코포레이션 | 불휘발성 반도체 기억 장치 |
KR102540105B1 (ko) | 2017-03-24 | 2023-06-08 | 플로디아 코포레이션 | 불휘발성 반도체 기억 장치 |
Also Published As
Publication number | Publication date |
---|---|
KR20150070332A (ko) | 2015-06-24 |
SG11201502737UA (en) | 2015-05-28 |
US9502109B2 (en) | 2016-11-22 |
TW201428749A (zh) | 2014-07-16 |
CN104718613A (zh) | 2015-06-17 |
CN104718613B (zh) | 2017-04-12 |
US20150262666A1 (en) | 2015-09-17 |
JP2014086435A (ja) | 2014-05-12 |
IL238263B (en) | 2018-06-28 |
JP5556873B2 (ja) | 2014-07-23 |
IL238263A0 (en) | 2015-06-30 |
TWI646539B (zh) | 2019-01-01 |
EP2911190A1 (en) | 2015-08-26 |
EP2911190B1 (en) | 2021-03-03 |
EP2911190A4 (en) | 2016-05-25 |
KR101670619B1 (ko) | 2016-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5556873B2 (ja) | 不揮発性半導体記憶装置 | |
JP5235422B2 (ja) | 不揮発性半導体記憶装置 | |
TWI582909B (zh) | Nonvolatile semiconductor memory device | |
KR101393312B1 (ko) | 비휘발성 메모리 소자의 동작 방법 | |
TW201643882A (zh) | 快閃路徑中的高速高電壓耐受性電路 | |
US9830989B2 (en) | Non-volatile semiconductor storage device | |
JP2005085954A (ja) | 不揮発性半導体記憶装置 | |
JP2007026519A (ja) | 半導体装置 | |
US8897079B2 (en) | Non-volatile semiconductor memory with bit line hierarchy | |
TWI607529B (zh) | 非揮發性靜態隨機存取記憶體記憶胞、及非揮發性半導體記憶裝置 | |
JP6069137B2 (ja) | 不揮発性半導体記憶装置 | |
JP5483826B2 (ja) | 不揮発性半導体記憶装置及びその書き込み方法 | |
JP6368526B2 (ja) | 不揮発性半導体記憶装置 | |
KR20130133111A (ko) | 순수 로직 트랜지스터로 구성된 플래시 메모리 | |
JP4215018B2 (ja) | 不揮発性半導体記憶装置 | |
JP2005057106A (ja) | 不揮発性半導体メモリ装置およびその電荷注入方法 | |
JP6175171B2 (ja) | 不揮発性sramメモリセル、および不揮発性半導体記憶装置 | |
JP2006004477A (ja) | 不揮発性半導体記憶装置 | |
JP5045696B2 (ja) | 半導体記憶装置及びその書き込み方法 | |
TWI429082B (zh) | 非揮發性記憶體單元及其程式化、抹除和讀取方法 | |
JP2008153560A (ja) | 不揮発性半導体記憶装置及びそのデータ書き換え方法 | |
JP2007058980A (ja) | 半導体記憶装置及びこれを備えた電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13847756 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14432797 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 238263 Country of ref document: IL |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2013847756 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 20157012738 Country of ref document: KR Kind code of ref document: A |