KR910010688A - 반도체장치 - Google Patents
반도체장치 Download PDFInfo
- Publication number
- KR910010688A KR910010688A KR1019900017927A KR900017927A KR910010688A KR 910010688 A KR910010688 A KR 910010688A KR 1019900017927 A KR1019900017927 A KR 1019900017927A KR 900017927 A KR900017927 A KR 900017927A KR 910010688 A KR910010688 A KR 910010688A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor device
- connection holes
- wiring lead
- matching margin
- semiconductor substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예에 따른 반도체장치를 나타낸 평면패턴도.
제2도는 본 발명의 제2실시예에 따른 반도체장치를 나타낸 평면패턴도.
Claims (2)
- 반도체기판(21)과, 이 반도체기판상에 형성되는 배선의 접속공(22), 이 접속공상에 형성되고 또한 그 배선인출측에 있어서의 상기 접속공과의 정합여유가 패턴의정합 어긋남을 보상하기 위해 필요한 소정의 폭만큼 소정의 정합여유보다 넓게 설정된 배선층(23)을 구비하여 구성된 것을 특징으로 하는 반도체장치.
- 제1항에 있어서, 상기 배선인출측에 있어서의 상기 접속공과의 정합여유는 상기 배선인출측 이외에 있어서의 상기 접속공과의 정합 여유보다 넓게 설정되어 있는 것을 특징으로 하는 반도체장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP293490 | 1989-11-10 | ||
JP1-293490 | 1989-11-10 | ||
JP1293490A JPH03154341A (ja) | 1989-11-10 | 1989-11-10 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910010688A true KR910010688A (ko) | 1991-06-29 |
KR930010077B1 KR930010077B1 (ko) | 1993-10-14 |
Family
ID=17795414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900017927A KR930010077B1 (ko) | 1989-11-10 | 1990-11-07 | 반도체장치 |
Country Status (5)
Country | Link |
---|---|
US (4) | US5126819A (ko) |
EP (2) | EP0702407B1 (ko) |
JP (1) | JPH03154341A (ko) |
KR (1) | KR930010077B1 (ko) |
DE (2) | DE69034215T2 (ko) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3801331C2 (de) * | 1988-01-19 | 1999-04-08 | Gefinex Gmbh | Zielscheibe zum Bogenschießen |
JPH03154341A (ja) * | 1989-11-10 | 1991-07-02 | Toshiba Corp | 半導体装置 |
EP0480580A3 (en) * | 1990-09-10 | 1992-09-02 | Canon Kabushiki Kaisha | Electrode structure of semiconductor device and method for manufacturing the same |
US5539156A (en) * | 1994-11-16 | 1996-07-23 | International Business Machines Corporation | Non-annular lands |
US5506450A (en) * | 1995-05-04 | 1996-04-09 | Motorola, Inc. | Semiconductor device with improved electromigration resistance and method for making the same |
KR100215847B1 (ko) * | 1996-05-16 | 1999-08-16 | 구본준 | 반도체 장치의 금속 배선 및 그의 형성 방법 |
US6081035A (en) * | 1996-10-24 | 2000-06-27 | Tessera, Inc. | Microelectronic bond ribbon design |
DE19743264C2 (de) * | 1997-09-30 | 2002-01-17 | Infineon Technologies Ag | Verfahren zur Herstellung einer Emulationsschaltkreisanordnung sowie Emulationsschaltkreisanordnung mit zwei integrierten Schaltkreisen |
US6103623A (en) * | 1998-10-05 | 2000-08-15 | Vanguard International Semiconductor Corporation | Method for fabricating a tungsten plug structure and an overlying interconnect metal structure without a tungsten etch back or CMP procedure |
US7183653B2 (en) * | 2003-12-17 | 2007-02-27 | Intel Corporation | Via including multiple electrical paths |
US8089160B2 (en) * | 2007-12-12 | 2012-01-03 | International Business Machines Corporation | IC interconnect for high current |
JP5552261B2 (ja) * | 2009-05-12 | 2014-07-16 | パナソニック株式会社 | 半導体装置 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4196443A (en) * | 1978-08-25 | 1980-04-01 | Rca Corporation | Buried contact configuration for CMOS/SOS integrated circuits |
US4381215A (en) * | 1980-05-27 | 1983-04-26 | Burroughs Corporation | Method of fabricating a misaligned, composite electrical contact on a semiconductor substrate |
JPS57112027A (en) * | 1980-12-29 | 1982-07-12 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS57201171A (en) * | 1981-06-02 | 1982-12-09 | Meinan Mach Works Inc | Polishing device |
JPS5914649A (ja) * | 1982-07-16 | 1984-01-25 | Nec Corp | 半導体装置 |
JPS59169150A (ja) * | 1983-03-16 | 1984-09-25 | Hitachi Ltd | 多層配線構造 |
JPS60208845A (ja) * | 1984-04-02 | 1985-10-21 | Oki Electric Ind Co Ltd | 半導体装置の配線形成法 |
JPS59188149A (ja) * | 1984-04-02 | 1984-10-25 | Hitachi Ltd | 半導体装置 |
US4577212A (en) * | 1984-06-29 | 1986-03-18 | International Business Machines Corporation | Structure for inhibiting forward bias beta degradation |
JPS61131469A (ja) * | 1984-11-29 | 1986-06-19 | Fujitsu Ltd | 半導体装置の製造方法 |
JPS61194848A (ja) * | 1985-02-25 | 1986-08-29 | Hitachi Ltd | 半導体装置 |
JPS60242643A (ja) * | 1985-03-22 | 1985-12-02 | Hitachi Ltd | 電子部品の配線 |
JPS6378554A (ja) * | 1986-09-20 | 1988-04-08 | Mitsubishi Electric Corp | 半導体装置 |
US4812419A (en) * | 1987-04-30 | 1989-03-14 | Hewlett-Packard Company | Via connection with thin resistivity layer |
JPS63292672A (ja) * | 1987-05-26 | 1988-11-29 | Nec Corp | 半導体装置 |
JPH01191914A (ja) * | 1988-01-27 | 1989-08-02 | Toshiba Corp | コンピュータシステム |
JPH01191195A (ja) * | 1988-01-27 | 1989-08-01 | Toshiba Corp | 表示システム |
JPH01305531A (ja) * | 1988-06-03 | 1989-12-08 | Nec Corp | 改良されたボンディングパッドを有する半導体装置 |
JPH0277090A (ja) * | 1988-09-13 | 1990-03-16 | Toshiba Corp | 表示構成設定方式 |
JPH0379059A (ja) * | 1989-08-22 | 1991-04-04 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JPH03154341A (ja) * | 1989-11-10 | 1991-07-02 | Toshiba Corp | 半導体装置 |
-
1989
- 1989-11-10 JP JP1293490A patent/JPH03154341A/ja active Granted
-
1990
- 1990-11-06 US US07/609,601 patent/US5126819A/en not_active Expired - Lifetime
- 1990-11-07 KR KR1019900017927A patent/KR930010077B1/ko not_active IP Right Cessation
- 1990-11-07 DE DE69034215T patent/DE69034215T2/de not_active Expired - Lifetime
- 1990-11-07 DE DE69033802T patent/DE69033802T2/de not_active Expired - Lifetime
- 1990-11-07 EP EP95117510A patent/EP0702407B1/en not_active Expired - Lifetime
- 1990-11-07 EP EP90121295A patent/EP0427226B1/en not_active Expired - Lifetime
-
1993
- 1993-06-18 US US08/077,946 patent/US5411916A/en not_active Expired - Lifetime
-
1995
- 1995-01-20 US US08/375,690 patent/US5523627A/en not_active Ceased
-
1998
- 1998-06-04 US US09/090,401 patent/USRE37059E1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH03154341A (ja) | 1991-07-02 |
JPH0578172B2 (ko) | 1993-10-28 |
USRE37059E1 (en) | 2001-02-20 |
DE69034215T2 (de) | 2006-09-21 |
EP0702407A3 (en) | 1997-01-29 |
US5411916A (en) | 1995-05-02 |
DE69033802D1 (de) | 2001-10-25 |
EP0702407B1 (en) | 2006-01-11 |
KR930010077B1 (ko) | 1993-10-14 |
DE69033802T2 (de) | 2002-04-04 |
EP0427226A3 (en) | 1991-08-21 |
EP0702407A2 (en) | 1996-03-20 |
US5523627A (en) | 1996-06-04 |
US5126819A (en) | 1992-06-30 |
EP0427226A2 (en) | 1991-05-15 |
EP0427226B1 (en) | 2001-09-19 |
DE69034215D1 (de) | 2006-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880003427A (ko) | 반도체 장치 및 그에 사용되는 리드프레임 | |
KR910010688A (ko) | 반도체장치 | |
KR900010999A (ko) | 반도체 장치 | |
KR920010872A (ko) | 멀티칩 모듈 | |
KR910007129A (ko) | 입력보호회로를 구비한 반도체장치 | |
KR900005593A (ko) | 반도체장치 | |
KR910007159A (ko) | Mos형 반도체장치 | |
KR920007178A (ko) | 반도체 집적회로 | |
KR890003000A (ko) | 반도체 장치의 제조방법 | |
KR920007093A (ko) | 하이브리드형 반도체장치 | |
KR910008835A (ko) | 바이폴라형 반도체장치 | |
KR950012613A (ko) | 반도체 장치 및 그 제조 방법 | |
KR900004040A (ko) | 반도체 집적회로 디바이스 | |
KR860001488A (ko) | 바이폴러 트랜지스터와 iil이 있는 반도체 장치 | |
KR900001025A (ko) | 반도체장치 | |
KR910017628A (ko) | 반도체 기억장치 | |
KR920010871A (ko) | 다층 배선 구조의 반도체 장치 | |
KR910015030A (ko) | 필름 실장형 반도체 장치 | |
KR900003974A (ko) | 반도체장치의 제조방법 | |
KR880008726A (ko) | 다이오우드의 접속방법 | |
KR890005834A (ko) | 반도체장치 | |
KR910001658A (ko) | 테이프캐리어와 그 테스트방법 | |
KR910008828A (ko) | 반도체소자패키지 | |
KR900017213A (ko) | 반도체 장치 | |
KR910013526A (ko) | 배선용 콘택홀 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100929 Year of fee payment: 18 |
|
EXPY | Expiration of term |