JP5246103B2 - 貫通電極基板の製造方法 - Google Patents

貫通電極基板の製造方法 Download PDF

Info

Publication number
JP5246103B2
JP5246103B2 JP2009194245A JP2009194245A JP5246103B2 JP 5246103 B2 JP5246103 B2 JP 5246103B2 JP 2009194245 A JP2009194245 A JP 2009194245A JP 2009194245 A JP2009194245 A JP 2009194245A JP 5246103 B2 JP5246103 B2 JP 5246103B2
Authority
JP
Japan
Prior art keywords
electrode substrate
substrate
hole
current
conductive portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009194245A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010118645A (ja
JP2010118645A5 (enExample
Inventor
慎志 前川
美雪 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2009194245A priority Critical patent/JP5246103B2/ja
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to CN201510085057.0A priority patent/CN104681503B/zh
Priority to CN201510085056.6A priority patent/CN104617037B/zh
Priority to CN200980130037.3A priority patent/CN102150246B/zh
Priority to PCT/JP2009/064886 priority patent/WO2010044315A1/ja
Publication of JP2010118645A publication Critical patent/JP2010118645A/ja
Priority to US12/855,266 priority patent/US8288772B2/en
Publication of JP2010118645A5 publication Critical patent/JP2010118645A5/ja
Priority to US13/607,011 priority patent/US8637397B2/en
Application granted granted Critical
Publication of JP5246103B2 publication Critical patent/JP5246103B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0245—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias comprising use of blind vias during the manufacture
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H10W20/023—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias
    • H10W20/0261—Manufacture or treatment of interconnections within wafers or substrates the interconnections being through-semiconductor vias characterised by the filling method or the material of the conductive fill
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69—Insulating materials thereof
    • H10W70/698—Semiconductor materials that are electrically insulating, e.g. undoped silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09563—Metal filled via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1492—Periodical treatments, e.g. pulse plating of through-holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
    • H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H10W72/07254—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting changes in dispositions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/244—Dispositions, e.g. layouts relative to underlying supporting features, e.g. bond pads, RDLs or vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H10W72/247—Dispositions of multiple bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/879—Bump connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Wire Bonding (AREA)
JP2009194245A 2008-10-16 2009-08-25 貫通電極基板の製造方法 Active JP5246103B2 (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP2009194245A JP5246103B2 (ja) 2008-10-16 2009-08-25 貫通電極基板の製造方法
CN201510085056.6A CN104617037B (zh) 2008-10-16 2009-08-26 贯通电极基板的制造方法
CN200980130037.3A CN102150246B (zh) 2008-10-16 2009-08-26 贯通电极基板及其制造方法和使用贯通电极基板的半导体装置
PCT/JP2009/064886 WO2010044315A1 (ja) 2008-10-16 2009-08-26 貫通電極基板及びその製造方法、並びに貫通電極基板を用いた半導体装置
CN201510085057.0A CN104681503B (zh) 2008-10-16 2009-08-26 贯通电极基板和使用贯通电极基板的半导体装置
US12/855,266 US8288772B2 (en) 2008-10-16 2010-08-12 Through hole electrode substrate with different area weighted average crystal grain diameter of metal in the conductive part and semiconductor device using the through hole electrode substrate
US13/607,011 US8637397B2 (en) 2008-10-16 2012-09-07 Method for manufacturing a through hole electrode substrate

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008267870 2008-10-16
JP2008267870 2008-10-16
JP2009194245A JP5246103B2 (ja) 2008-10-16 2009-08-25 貫通電極基板の製造方法

Related Child Applications (3)

Application Number Title Priority Date Filing Date
JP2010202689A Division JP4735767B2 (ja) 2008-10-16 2010-09-10 貫通電極基板及び半導体装置
JP2011005448A Division JP4835793B2 (ja) 2008-10-16 2011-01-14 貫通電極基板及び貫通電極基板を用いた半導体装置
JP2012281706A Division JP5664641B2 (ja) 2008-10-16 2012-12-25 貫通電極基板の製造方法

Publications (3)

Publication Number Publication Date
JP2010118645A JP2010118645A (ja) 2010-05-27
JP2010118645A5 JP2010118645A5 (enExample) 2012-06-28
JP5246103B2 true JP5246103B2 (ja) 2013-07-24

Family

ID=42106482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009194245A Active JP5246103B2 (ja) 2008-10-16 2009-08-25 貫通電極基板の製造方法

Country Status (4)

Country Link
US (2) US8288772B2 (enExample)
JP (1) JP5246103B2 (enExample)
CN (3) CN104681503B (enExample)
WO (1) WO2010044315A1 (enExample)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5246103B2 (ja) 2008-10-16 2013-07-24 大日本印刷株式会社 貫通電極基板の製造方法
JP4735767B2 (ja) * 2008-10-16 2011-07-27 大日本印刷株式会社 貫通電極基板及び半導体装置
JP5044685B2 (ja) * 2010-09-10 2012-10-10 株式会社東芝 マイクロプローブ、記録装置、及びマイクロプローブの製造方法
US9018094B2 (en) * 2011-03-07 2015-04-28 Invensas Corporation Substrates with through vias with conductive features for connection to integrated circuit elements, and methods for forming through vias in substrates
US8587127B2 (en) * 2011-06-15 2013-11-19 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structures and methods of forming the same
US8487425B2 (en) * 2011-06-23 2013-07-16 International Business Machines Corporation Optimized annular copper TSV
JP2013077809A (ja) * 2011-09-16 2013-04-25 Hoya Corp 基板製造方法および配線基板の製造方法
JP2013077808A (ja) * 2011-09-16 2013-04-25 Hoya Corp 基板製造方法および配線基板の製造方法
KR20140011137A (ko) * 2012-07-17 2014-01-28 삼성전자주식회사 Ｔｓｖ 구조를 구비한 집적회로 소자 및 그 제조 방법
US9263569B2 (en) * 2013-08-05 2016-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. MISFET device and method of forming the same
JP5846185B2 (ja) * 2013-11-21 2016-01-20 大日本印刷株式会社 貫通電極基板及び貫通電極基板を用いた半導体装置
JP2015153978A (ja) * 2014-02-18 2015-08-24 キヤノン株式会社 貫通配線の作製方法
US10154598B2 (en) * 2014-10-13 2018-12-11 Rohm And Haas Electronic Materials Llc Filling through-holes
WO2017061336A1 (ja) * 2015-10-08 2017-04-13 大日本印刷株式会社 検出素子
US9812155B1 (en) 2015-11-23 2017-11-07 Western Digital (Fremont), Llc Method and system for fabricating high junction angle read sensors
US10508357B2 (en) * 2016-02-15 2019-12-17 Rohm And Haas Electronic Materials Llc Method of filling through-holes to reduce voids and other defects
JP2017199854A (ja) 2016-04-28 2017-11-02 Tdk株式会社 貫通配線基板
JP6372546B2 (ja) * 2016-11-15 2018-08-15 大日本印刷株式会社 貫通電極基板及び貫通電極基板を用いた半導体装置
WO2019065095A1 (ja) * 2017-09-26 2019-04-04 富士フイルム株式会社 金属充填微細構造体の製造方法および絶縁性基材
US20210083160A1 (en) * 2017-12-14 2021-03-18 Osram Opto Semiconductors Gmbh Semiconductor Device and Method for Producing a Carrier Element Suitable for a Semiconductor Device
CN110769616B (zh) * 2018-07-26 2022-08-02 健鼎（无锡）电子有限公司 电路板结构的制造方法
EP3872876B1 (en) * 2018-12-14 2023-06-14 Nuvoton Technology Corporation Japan Semiconductor device
US11342256B2 (en) 2019-01-24 2022-05-24 Applied Materials, Inc. Method of fine redistribution interconnect formation for advanced packaging applications
IT201900006740A1 (it) 2019-05-10 2020-11-10 Applied Materials Inc Procedimenti di strutturazione di substrati
IT201900006736A1 (it) 2019-05-10 2020-11-10 Applied Materials Inc Procedimenti di fabbricazione di package
US11931855B2 (en) 2019-06-17 2024-03-19 Applied Materials, Inc. Planarization methods for packaging substrates
US11862546B2 (en) 2019-11-27 2024-01-02 Applied Materials, Inc. Package core assembly and fabrication methods
US11257790B2 (en) 2020-03-10 2022-02-22 Applied Materials, Inc. High connectivity device stacking
US11454884B2 (en) 2020-04-15 2022-09-27 Applied Materials, Inc. Fluoropolymer stamp fabrication method
US11400545B2 (en) 2020-05-11 2022-08-02 Applied Materials, Inc. Laser ablation for package fabrication
US11232951B1 (en) 2020-07-14 2022-01-25 Applied Materials, Inc. Method and apparatus for laser drilling blind vias
US11676832B2 (en) 2020-07-24 2023-06-13 Applied Materials, Inc. Laser ablation system for package fabrication
CN112739068A (zh) * 2020-11-12 2021-04-30 福莱盈电子股份有限公司 一种线路板通孔的填孔方法
US11521937B2 (en) 2020-11-16 2022-12-06 Applied Materials, Inc. Package structures with built-in EMI shielding
US11404318B2 (en) 2020-11-20 2022-08-02 Applied Materials, Inc. Methods of forming through-silicon vias in substrates for advanced packaging
US11705365B2 (en) 2021-05-18 2023-07-18 Applied Materials, Inc. Methods of micro-via formation for advanced packaging
CN115835530A (zh) * 2021-09-17 2023-03-21 无锡深南电路有限公司 一种电路板的加工方法及电路板
US12183684B2 (en) 2021-10-26 2024-12-31 Applied Materials, Inc. Semiconductor device packaging methods
JP7874365B1 (ja) * 2025-12-25 2026-06-16 株式会社M.T.C インターポーザの製造方法

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0782041A (ja) * 1993-06-30 1995-03-28 Tdk Corp 多層セラミック部品の製造方法および多層セラミック部品
JP3033574B1 (ja) 1999-02-15 2000-04-17 日本電気株式会社 研磨方法
JP2000349198A (ja) 1999-04-02 2000-12-15 Nitto Denko Corp チップサイズパッケージ用インターポーザ及びその製造方法と中間部材
JP4780857B2 (ja) 2001-05-31 2011-09-28 京セラ株式会社 配線基板の製造方法
JP4000796B2 (ja) * 2001-08-08 2007-10-31 株式会社豊田自動織機 ビアホールの銅メッキ方法
JP2003110241A (ja) * 2001-09-28 2003-04-11 Kyocera Corp 配線基板およびこれを用いた電子装置
JP4148895B2 (ja) 2001-10-16 2008-09-10 新光電気工業株式会社 ホールの銅めっき方法
US6818464B2 (en) * 2001-10-17 2004-11-16 Hymite A/S Double-sided etching technique for providing a semiconductor structure with through-holes, and a feed-through metalization process for sealing the through-holes
JP2003213489A (ja) * 2002-01-15 2003-07-30 Learonal Japan Inc ビアフィリング方法
JP4063619B2 (ja) * 2002-03-13 2008-03-19 Ｎｅｃエレクトロニクス株式会社 半導体装置の製造方法
SG111972A1 (en) * 2002-10-17 2005-06-29 Agency Science Tech & Res Wafer-level package for micro-electro-mechanical systems
JP2005019577A (ja) * 2003-06-25 2005-01-20 Hitachi Cable Ltd 半導体装置用テープキャリアの製造方法
JP2005045046A (ja) * 2003-07-23 2005-02-17 Mitsubishi Gas Chem Co Inc 多層プリント配線板の製造方法
CN100512603C (zh) 2003-09-09 2009-07-08 Hoya株式会社 两面配线玻璃基板的制造方法
JP4634735B2 (ja) * 2004-04-20 2011-02-16 大日本印刷株式会社 多層配線基板の製造方法
JP4660119B2 (ja) * 2004-05-26 2011-03-30 株式会社東芝 半導体装置の製造方法
JP2006024653A (ja) 2004-07-06 2006-01-26 Tokyo Electron Ltd 貫通基板および貫通基板の製造方法
KR100594716B1 (ko) * 2004-07-27 2006-06-30 삼성전자주식회사 공동부를 구비한 캡 웨이퍼, 이를 이용한 반도체 칩, 및그 제조방법
JP2006054307A (ja) * 2004-08-11 2006-02-23 Shinko Electric Ind Co Ltd 基板の製造方法
JP3987521B2 (ja) * 2004-11-08 2007-10-10 新光電気工業株式会社 基板の製造方法
JP4564342B2 (ja) 2004-11-24 2010-10-20 大日本印刷株式会社 多層配線基板およびその製造方法
JP4564343B2 (ja) * 2004-11-24 2010-10-20 大日本印刷株式会社 導電材充填スルーホール基板の製造方法
WO2006070652A1 (ja) 2004-12-27 2006-07-06 Nec Corporation 半導体装置およびその製造方法と、配線基板およびその製造方法と、半導体パッケージ並びに電子機器
KR100632552B1 (ko) * 2004-12-30 2006-10-11 삼성전기주식회사 내부 비아홀의 필 도금 구조 및 그 제조 방법
JP4456027B2 (ja) 2005-03-25 2010-04-28 Ｏｋｉセミコンダクタ株式会社 貫通導電体の製造方法
JP2006339483A (ja) * 2005-06-03 2006-12-14 Toppan Printing Co Ltd 配線基板の製造方法及び配線基板
JP2007095743A (ja) 2005-09-27 2007-04-12 Matsushita Electric Works Ltd 貫通孔配線及びその製造方法
EP1981320B1 (en) * 2006-01-23 2016-01-20 Hitachi Metals, Ltd. Conductive paste, multilayer ceramic substrate and method for manufacturing multilayer ceramic substrate
KR100783467B1 (ko) * 2006-02-24 2007-12-07 삼성전기주식회사 내부 관통홀을 가지는 인쇄회로기판 및 그 제조 방법
JP2007246194A (ja) 2006-03-14 2007-09-27 Toshiba Elevator Co Ltd マシンルームレスエレベータ
JPWO2008120755A1 (ja) * 2007-03-30 2010-07-15 日本電気株式会社 機能素子内蔵回路基板及びその製造方法、並びに電子機器
US7910837B2 (en) * 2007-08-10 2011-03-22 Napra Co., Ltd. Circuit board, electronic device and method for manufacturing the same
JP5246103B2 (ja) 2008-10-16 2013-07-24 大日本印刷株式会社 貫通電極基板の製造方法
JP5428280B2 (ja) 2008-10-16 2014-02-26 大日本印刷株式会社 貫通電極基板及び貫通電極基板を用いた半導体装置

Also Published As

Publication number Publication date
US8637397B2 (en) 2014-01-28
CN104681503B (zh) 2017-10-03
JP2010118645A (ja) 2010-05-27
WO2010044315A1 (ja) 2010-04-22
CN104617037A (zh) 2015-05-13
US20120329276A1 (en) 2012-12-27
CN102150246A (zh) 2011-08-10
CN102150246B (zh) 2015-03-25
CN104681503A (zh) 2015-06-03
CN104617037B (zh) 2018-04-24
US20110062594A1 (en) 2011-03-17
US8288772B2 (en) 2012-10-16

Similar Documents

Publication Publication Date Title
JP2010118645A (ja) 貫通電極基板及びその製造方法、並びに貫通電極基板を用いた半導体装置
JP5664641B2 (ja) 貫通電極基板の製造方法
KR101928320B1 (ko) 저-응력 비아
JP2017098402A (ja) 貫通電極基板及びその製造方法
JP2016072433A (ja) 貫通電極基板及びその製造方法
JP6561635B2 (ja) 貫通電極基板及びその製造方法
JP5428280B2 (ja) 貫通電極基板及び貫通電極基板を用いた半導体装置
JP5210912B2 (ja) 配線基板、電子装置及び電子装置実装構造
JP6446934B2 (ja) 導電材スルーホール基板及びその製造方法
JP6163833B2 (ja) 電子部品、電子部品の製造方法、電子機器および移動体
JP6369653B1 (ja) 貫通電極基板および半導体装置
JP2018195661A (ja) 貫通電極基板、貫通電極基板の製造方法及び貫通電極基板を用いた半導体装置
JP2010174322A (ja) 弾性接点及びその製造方法、ならびに、接点基板及びその製造方法
JP6672705B2 (ja) インターポーザ及びインターポーザの製造方法
JP6341245B2 (ja) 貫通電極基板の製造方法、貫通電極基板および半導体装置
CN211265463U (zh) 一种半导体装置
JP6658846B2 (ja) 貫通電極基板
JP2018174343A (ja) 貫通電極基板および半導体装置
JP2016167491A (ja) 貫通配線基板の製造方法
JP2017041558A (ja) 貫通電極基板及びその製造方法
CN117673018A (zh) 嵌入式迹线衬底组合件及相关微电子装置组合件、电子系统及工艺
JP2012221990A (ja) 半導体装置及びその製造方法
JP2000156381A (ja) 電気配線の形成方法及び電子部品
JP2009117615A (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110315

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120514

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120514

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20120514

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20120627

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120703

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120828

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120925

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121225

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121225

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20130219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130312

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130325

R150 Certificate of patent or registration of utility model

Ref document number: 5246103

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160419

Year of fee payment: 3