DE69132117D1 - Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen - Google Patents

Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen

Info

Publication number
DE69132117D1
DE69132117D1 DE69132117T DE69132117T DE69132117D1 DE 69132117 D1 DE69132117 D1 DE 69132117D1 DE 69132117 T DE69132117 T DE 69132117T DE 69132117 T DE69132117 T DE 69132117T DE 69132117 D1 DE69132117 D1 DE 69132117D1
Authority
DE
Germany
Prior art keywords
production
semiconductor devices
isolation zones
zones
isolation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69132117T
Other languages
English (en)
Other versions
DE69132117T2 (de
Inventor
Akio Kawamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Publication of DE69132117D1 publication Critical patent/DE69132117D1/de
Application granted granted Critical
Publication of DE69132117T2 publication Critical patent/DE69132117T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3088—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/05—Etch and refill

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)
DE69132117T 1990-02-23 1991-02-22 Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen Expired - Fee Related DE69132117T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2043394A JP2641781B2 (ja) 1990-02-23 1990-02-23 半導体素子分離領域の形成方法

Publications (2)

Publication Number Publication Date
DE69132117D1 true DE69132117D1 (de) 2000-05-25
DE69132117T2 DE69132117T2 (de) 2000-09-28

Family

ID=12662574

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69132117T Expired - Fee Related DE69132117T2 (de) 1990-02-23 1991-02-22 Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen

Country Status (5)

Country Link
US (1) US5096848A (de)
EP (1) EP0443879B1 (de)
JP (1) JP2641781B2 (de)
KR (1) KR100195672B1 (de)
DE (1) DE69132117T2 (de)

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5240512A (en) * 1990-06-01 1993-08-31 Texas Instruments Incorporated Method and structure for forming a trench within a semiconductor layer of material
JP2608513B2 (ja) * 1991-10-02 1997-05-07 三星電子株式会社 半導体装置の製造方法
KR960008518B1 (en) * 1991-10-02 1996-06-26 Samsung Electronics Co Ltd Manufacturing method and apparatus of semiconductor device
JP3157357B2 (ja) * 1993-06-14 2001-04-16 株式会社東芝 半導体装置
EP0635884A1 (de) * 1993-07-13 1995-01-25 Siemens Aktiengesellschaft Verfahren zur Herstellung eines Grabens in einem Substrat und dessen Verwendung in der Smart-Power-Technologie
DE69434736D1 (de) * 1993-08-31 2006-06-22 St Microelectronics Inc Isolationsstruktur und Verfahren zur Herstellung
US5366925A (en) * 1993-09-27 1994-11-22 United Microelectronics Corporation Local oxidation of silicon by using aluminum spiking technology
US5308786A (en) * 1993-09-27 1994-05-03 United Microelectronics Corporation Trench isolation for both large and small areas by means of silicon nodules after metal etching
US5294562A (en) * 1993-09-27 1994-03-15 United Microelectronics Corporation Trench isolation with global planarization using flood exposure
US5372968A (en) * 1993-09-27 1994-12-13 United Microelectronics Corporation Planarized local oxidation by trench-around technology
KR960014452B1 (ko) * 1993-12-22 1996-10-15 금성일렉트론 주식회사 반도체 소자분리 방법
KR960014455B1 (ko) * 1994-01-12 1996-10-15 금성일렉트론 주식회사 반도체장치의 및 그 제조방법
US5371036A (en) * 1994-05-11 1994-12-06 United Microelectronics Corporation Locos technology with narrow silicon trench
US5851887A (en) * 1994-09-07 1998-12-22 Cypress Semiconductor Corporation Deep sub-micron polysilicon gap formation
JP2715972B2 (ja) * 1995-03-04 1998-02-18 日本電気株式会社 半導体装置の製造方法
KR100190010B1 (ko) * 1995-12-30 1999-06-01 윤종용 반도체 소자의 소자분리막 형성방법
US6124007A (en) * 1996-03-06 2000-09-26 Scimed Life Systems Inc Laminate catheter balloons with additive burst strength and methods for preparation of same
US5904539A (en) * 1996-03-21 1999-05-18 Advanced Micro Devices, Inc. Semiconductor trench isolation process resulting in a silicon mesa having enhanced mechanical and electrical properties
JP2000508474A (ja) * 1996-04-10 2000-07-04 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド 改善された平坦化方法を伴う半導体トレンチアイソレーション
US5926713A (en) * 1996-04-17 1999-07-20 Advanced Micro Devices, Inc. Method for achieving global planarization by forming minimum mesas in large field areas
US5899727A (en) * 1996-05-02 1999-05-04 Advanced Micro Devices, Inc. Method of making a semiconductor isolation region bounded by a trench and covered with an oxide to improve planarization
KR980006053A (ko) * 1996-06-26 1998-03-30 문정환 반도체장치의 격리막 형성방법
US6391032B2 (en) 1996-08-23 2002-05-21 Scimed Life Systems, Inc. Stent delivery system having stent securement means
US6123712A (en) * 1996-08-23 2000-09-26 Scimed Life Systems, Inc. Balloon catheter with stent securement means
US6077273A (en) * 1996-08-23 2000-06-20 Scimed Life Systems, Inc. Catheter support for stent delivery
US5980530A (en) 1996-08-23 1999-11-09 Scimed Life Systems Inc Stent delivery system
US5944726A (en) * 1996-08-23 1999-08-31 Scimed Life Systems, Inc. Stent delivery system having stent securement means
AU739710B2 (en) 1996-08-23 2001-10-18 Boston Scientific Limited Stent delivery system having stent securement apparatus
US6090685A (en) * 1997-08-22 2000-07-18 Micron Technology Inc. Method of forming a LOCOS trench isolation structure
US6133610A (en) 1998-01-20 2000-10-17 International Business Machines Corporation Silicon-on-insulator chip having an isolation barrier for reliability and process of manufacture
US6492684B2 (en) 1998-01-20 2002-12-10 International Business Machines Corporation Silicon-on-insulator chip having an isolation barrier for reliability
TW396508B (en) * 1999-01-05 2000-07-01 Mosel Vitelic Inc A method for forming trench isolation
US6727161B2 (en) 2000-02-16 2004-04-27 Cypress Semiconductor Corp. Isolation technology for submicron semiconductor devices
US6726714B2 (en) * 2001-08-09 2004-04-27 Scimed Life Systems, Inc. Stent delivery system
US6699772B1 (en) * 2002-09-18 2004-03-02 Gian Sharma Hybrid trench isolation technology for high voltage isolation using thin field oxide in a semiconductor process
US6756284B2 (en) * 2002-09-18 2004-06-29 Silicon Storage Technology, Inc. Method for forming a sublithographic opening in a semiconductor process
US7601285B2 (en) * 2003-12-31 2009-10-13 Boston Scientific Scimed, Inc. Medical device with varying physical properties and method for forming same
US7264458B2 (en) * 2004-01-07 2007-09-04 Boston Scientific Scimed, Inc. Process and apparatus for forming medical device balloons
US7016394B2 (en) * 2004-04-23 2006-03-21 Ucar Carbon Company Inc. Male-female electrode joint
US7635510B2 (en) * 2004-07-07 2009-12-22 Boston Scientific Scimed, Inc. High performance balloon catheter/component
US9586030B2 (en) * 2004-12-23 2017-03-07 Boston Scientific Scimed, Inc. Fugitive plasticizer balloon surface treatment for enhanced stent securement
US20070009564A1 (en) * 2005-06-22 2007-01-11 Mcclain James B Drug/polymer composite materials and methods of making the same
US20090062909A1 (en) 2005-07-15 2009-03-05 Micell Technologies, Inc. Stent with polymer coating containing amorphous rapamycin
ES2691646T3 (es) 2005-07-15 2018-11-28 Micell Technologies, Inc. Revestimientos poliméricos que contienen polvo de fármaco de morfología controlada
US8043673B2 (en) 2006-03-02 2011-10-25 Boston Scientific Scimed, Inc. Method to make tube-in-tube balloon
US8858855B2 (en) 2006-04-20 2014-10-14 Boston Scientific Scimed, Inc. High pressure balloon
EP2944382A1 (de) * 2006-04-26 2015-11-18 Micell Technologies, Inc. Beschichtungen mit mehreren wirkstoffen
US7943221B2 (en) * 2006-05-22 2011-05-17 Boston Scientific Scimed, Inc. Hinged compliance fiber braid balloon
CA2667228C (en) * 2006-10-23 2015-07-14 Micell Technologies, Inc. Holder for electrically charging a substrate during coating
CN101711137B (zh) * 2007-01-08 2014-10-22 米歇尔技术公司 具有可生物降解层的支架
US11426494B2 (en) 2007-01-08 2022-08-30 MT Acquisition Holdings LLC Stents having biodegradable layers
BRPI0810370A2 (pt) * 2007-04-17 2014-10-29 Micell Technologies Inc Stent revestido, e, método para preparar um stent
CA2688314C (en) 2007-05-25 2013-12-03 Micell Technologies, Inc. Polymer films for medical device coating
WO2009051780A1 (en) * 2007-10-19 2009-04-23 Micell Technologies, Inc. Drug coated stents
EP2271294B1 (de) * 2008-04-17 2018-03-28 Micell Technologies, Inc. Stents mit biologisch abbaubaren schichten
AU2009270849B2 (en) * 2008-07-17 2013-11-21 Micell Technologies, Inc. Drug delivery medical device
US9510856B2 (en) 2008-07-17 2016-12-06 Micell Technologies, Inc. Drug delivery medical device
US8834913B2 (en) * 2008-12-26 2014-09-16 Battelle Memorial Institute Medical implants and methods of making medical implants
CA2756307C (en) * 2009-03-23 2017-08-08 Micell Technologies, Inc. Peripheral stents having layers and reinforcement fibers
WO2010120552A2 (en) 2009-04-01 2010-10-21 Micell Technologies, Inc. Coated stents
WO2010121187A2 (en) 2009-04-17 2010-10-21 Micell Techologies, Inc. Stents having controlled elution
US11369498B2 (en) * 2010-02-02 2022-06-28 MT Acquisition Holdings LLC Stent and stent delivery system with improved deliverability
US8795762B2 (en) * 2010-03-26 2014-08-05 Battelle Memorial Institute System and method for enhanced electrostatic deposition and surface coatings
US10232092B2 (en) 2010-04-22 2019-03-19 Micell Technologies, Inc. Stents and other devices having extracellular matrix coating
CA2805631C (en) 2010-07-16 2018-07-31 Micell Technologies, Inc. Drug delivery medical device
WO2012166819A1 (en) 2011-05-31 2012-12-06 Micell Technologies, Inc. System and process for formation of a time-released, drug-eluting transferable coating
CA2841360A1 (en) 2011-07-15 2013-01-24 Micell Technologies, Inc. Drug delivery medical device
US10188772B2 (en) 2011-10-18 2019-01-29 Micell Technologies, Inc. Drug delivery medical device
US11039943B2 (en) 2013-03-12 2021-06-22 Micell Technologies, Inc. Bioabsorbable biomedical implants
JP2016519965A (ja) 2013-05-15 2016-07-11 マイセル・テクノロジーズ，インコーポレイテッド 生体吸収性バイオメディカルインプラント
US11191930B2 (en) 2016-04-12 2021-12-07 Boston Scientific Scimed, Inc. Medical balloon
WO2018111898A1 (en) 2016-12-13 2018-06-21 Boston Scientific Scimed, Inc. Medical balloon
EP3615099B1 (de) 2017-04-25 2023-03-01 Boston Scientific Scimed, Inc. Medizinischer ballon
US20200135898A1 (en) * 2018-10-30 2020-04-30 International Business Machines Corporation Hard mask replenishment for etching processes
CN112271134B (zh) * 2020-10-20 2021-10-22 苏州东微半导体股份有限公司 半导体功率器件的制造方法
CN112086506B (zh) 2020-10-20 2022-02-18 苏州东微半导体股份有限公司 半导体超结器件的制造方法

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5146083A (en) * 1974-10-18 1976-04-20 Hitachi Ltd Handotaisochino seizohoho
US4476623A (en) * 1979-10-22 1984-10-16 International Business Machines Corporation Method of fabricating a bipolar dynamic memory cell
JPS5943545A (ja) * 1982-09-06 1984-03-10 Hitachi Ltd 半導体集積回路装置
JPS5958838A (ja) * 1982-09-29 1984-04-04 Hitachi Ltd 半導体装置
JPS59186343A (ja) * 1983-04-07 1984-10-23 Sony Corp 半導体装置の製法
JPS6038832A (ja) * 1983-08-12 1985-02-28 Hitachi Ltd 半導体装置とその製造方法
US4569701A (en) * 1984-04-05 1986-02-11 At&T Bell Laboratories Technique for doping from a polysilicon transfer layer
JPS60241231A (ja) * 1984-05-15 1985-11-30 Nippon Telegr & Teleph Corp <Ntt> 半導体集積回路装置の製法
USH204H (en) * 1984-11-29 1987-02-03 At&T Bell Laboratories Method for implanting the sidewalls of isolation trenches
US4666557A (en) * 1984-12-10 1987-05-19 Ncr Corporation Method for forming channel stops in vertical semiconductor surfaces
JP2589065B2 (ja) * 1985-02-19 1997-03-12 三洋電機株式会社 半導体集積装置の製造方法
US4641416A (en) * 1985-03-04 1987-02-10 Advanced Micro Devices, Inc. Method of making an integrated circuit structure with self-aligned oxidation to isolate extrinsic base from emitter
US4653177A (en) * 1985-07-25 1987-03-31 At&T Bell Laboratories Method of making and selectively doping isolation trenches utilized in CMOS devices
US4745081A (en) * 1985-10-31 1988-05-17 International Business Machines Corporation Method of trench filling
US4892614A (en) * 1986-07-07 1990-01-09 Texas Instruments Incorporated Integrated circuit isolation process
US4842675A (en) * 1986-07-07 1989-06-27 Texas Instruments Incorporated Integrated circuit isolation process
JP2608054B2 (ja) * 1986-10-20 1997-05-07 三菱電機株式会社 半導体記憶装置の製造方法
JPS63114130A (ja) * 1986-10-31 1988-05-19 Hitachi Ltd 素子間分離法
JPS63122261A (ja) * 1986-11-12 1988-05-26 Mitsubishi Electric Corp 半導体装置の製造方法
JPS63188952A (ja) * 1987-01-31 1988-08-04 Toshiba Corp 半導体装置の製造方法
JPS63307756A (ja) * 1987-06-09 1988-12-15 Sony Corp 半導体装置の製造方法
US4861729A (en) * 1987-08-24 1989-08-29 Matsushita Electric Industrial Co., Ltd. Method of doping impurities into sidewall of trench by use of plasma source
JPH01125971A (ja) * 1987-11-11 1989-05-18 Seiko Instr & Electron Ltd Ｃ−ｍｉｓ型半導体装置とその製造方法
DE3738643A1 (de) * 1987-11-13 1989-05-24 Siemens Ag Verfahren zum herstellen von isolationsschichten in hochintegrierten halbleiterschaltungen
JPH01156897A (ja) * 1987-12-15 1989-06-20 Matsushita Electric Works Ltd ワイヤレスセキュリティーシステム
JPH027529A (ja) * 1988-06-27 1990-01-11 Nec Corp バイポーラトランジスタ及びその製造方法

Also Published As

Publication number Publication date
US5096848A (en) 1992-03-17
DE69132117T2 (de) 2000-09-28
KR100195672B1 (ko) 1999-06-15
JP2641781B2 (ja) 1997-08-20
EP0443879A2 (de) 1991-08-28
JPH03245554A (ja) 1991-11-01
EP0443879A3 (en) 1993-03-10
EP0443879B1 (de) 2000-04-19

Similar Documents

Publication Publication Date Title
DE69132117T2 (de) Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen
DE69132118D1 (de) Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen
DE69325325T2 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69031447T2 (de) Verfahren zur Herstellung von MIS-Halbleiterbauelementen
DE69434536D1 (de) Verfahren zur Herstellung von halbleitenden Wafern
DE3855469D1 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Gräben als Isolationszonen
DE69233314D1 (de) Verfahren zur Herstellung von Halbleiter-Produkten
DE69431385D1 (de) Verfahren zur Herstellung von Silizium-Halbleiterplättchen
DE69723338D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69429978D1 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen
DE69222979D1 (de) Verfahren zur Herstellung von Mikrolinsen
DE69118743T2 (de) Verfahren zur Herstellung von Mikrokapseln
DE69126153T2 (de) Verfahren zur Herstellung von verbundenen Halbleiterplättchen
DE59304719D1 (de) Verfahren zur Herstellung von Polysilazanen
DE68916393D1 (de) Verfahren zur Herstellung von ebenen Wafern.
DE69004932T2 (de) Verfahren zur Herstellung breiter mit Dielektrikum gefüllter Isolationsgraben für Halbleiteranordnungen.
DE69126477D1 (de) Verfahren zur Herstellung von Feldeffekttransistoren
DE69028450T2 (de) Verfahren zur Herstellung von polykristallinen Siliziumkontakten
DE3789680T2 (de) Verfahren zur Herstellung von Halbleiterbauelementen.
DE69115615T2 (de) Verfahren zur Herstellung von Ethylenaminen
DE69217346T2 (de) Verfahren zur Herstellung von Mikroleuchtkörpern
DE69213916T2 (de) Verfahren zur Herstellung von L-Ambrox
DE3688757T2 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen.
DE69703600T2 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69233122D1 (de) Verfahren zur Herstellung von Hybridomen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee