DE69431385D1 - Verfahren zur Herstellung von Silizium-Halbleiterplättchen - Google Patents

Verfahren zur Herstellung von Silizium-Halbleiterplättchen

Info

Publication number
DE69431385D1
DE69431385D1 DE69431385T DE69431385T DE69431385D1 DE 69431385 D1 DE69431385 D1 DE 69431385D1 DE 69431385 T DE69431385 T DE 69431385T DE 69431385 T DE69431385 T DE 69431385T DE 69431385 D1 DE69431385 D1 DE 69431385D1
Authority
DE
Germany
Prior art keywords
production
semiconductor wafers
silicon semiconductor
silicon
wafers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69431385T
Other languages
English (en)
Other versions
DE69431385T2 (de
Inventor
Atsuko Kubota
Masakatsu Kojima
Norihiko Tsuchiya
Shuichi Samata
Numano Yokohama-Shi Masanori
Yoshihiro Ueno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE69431385D1 publication Critical patent/DE69431385D1/de
Publication of DE69431385T2 publication Critical patent/DE69431385T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • C30B29/06—Silicon
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66363—Thyristors
    • H01L29/66393—Lateral or planar thyristors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/06—Gettering
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/061—Gettering-armorphous layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Formation Of Insulating Films (AREA)
DE69431385T 1993-07-22 1994-07-20 Verfahren zur Herstellung von Silizium-Halbleiterplättchen Expired - Fee Related DE69431385T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP18160293 1993-07-22
JP6128959A JPH0786289A (ja) 1993-07-22 1994-06-10 半導体シリコンウェハおよびその製造方法

Publications (2)

Publication Number Publication Date
DE69431385D1 true DE69431385D1 (de) 2002-10-24
DE69431385T2 DE69431385T2 (de) 2003-05-15

Family

ID=26464517

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69431385T Expired - Fee Related DE69431385T2 (de) 1993-07-22 1994-07-20 Verfahren zur Herstellung von Silizium-Halbleiterplättchen

Country Status (5)

Country Link
US (2) US5534294A (de)
EP (1) EP0635879B1 (de)
JP (1) JPH0786289A (de)
KR (1) KR100232914B1 (de)
DE (1) DE69431385T2 (de)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5788763A (en) * 1995-03-09 1998-08-04 Toshiba Ceramics Co., Ltd. Manufacturing method of a silicon wafer having a controlled BMD concentration
JP3134719B2 (ja) * 1995-06-23 2001-02-13 信越半導体株式会社 半導体ウェーハ研磨用研磨剤及び研磨方法
JP3545131B2 (ja) * 1996-06-11 2004-07-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
JPH1074770A (ja) * 1996-08-01 1998-03-17 Siemens Ag ドープされたシリコン基板
JPH10154713A (ja) * 1996-11-22 1998-06-09 Shin Etsu Handotai Co Ltd シリコンウエーハの熱処理方法およびシリコンウエーハ
CA2194653A1 (en) * 1997-01-08 1998-07-08 Junichi Matsushita Hydrogen heat treatment method of silicon wafers using a high-purity inert substitution gas
US5994761A (en) * 1997-02-26 1999-11-30 Memc Electronic Materials Spa Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor
US6190631B1 (en) * 1997-04-09 2001-02-20 Memc Electronic Materials, Inc. Low defect density, ideal oxygen precipitating silicon
US6146980A (en) * 1997-06-04 2000-11-14 United Microelectronics Corp. Method for manufacturing silicon substrate having gettering capability
US6022793A (en) * 1997-10-21 2000-02-08 Seh America, Inc. Silicon and oxygen ion co-implantation for metallic gettering in epitaxial wafers
JP3407629B2 (ja) * 1997-12-17 2003-05-19 信越半導体株式会社 シリコン単結晶ウエーハの熱処理方法ならびにシリコン単結晶ウエーハ
JP2000031153A (ja) * 1998-07-13 2000-01-28 Shin Etsu Handotai Co Ltd Ｓｉウエーハ及びその製造方法
US6828690B1 (en) * 1998-08-05 2004-12-07 Memc Electronic Materials, Inc. Non-uniform minority carrier lifetime distributions in high performance silicon power devices
EP1114454A2 (de) 1998-09-02 2001-07-11 MEMC Electronic Materials, Inc. Silizium auf isolator struktur aus einem einkristallsilizium mit niedriger fehlerdichte
US6336968B1 (en) 1998-09-02 2002-01-08 Memc Electronic Materials, Inc. Non-oxygen precipitating czochralski silicon wafers
WO2000013226A1 (en) 1998-09-02 2000-03-09 Memc Electronic Materials, Inc. Process for preparing an ideal oxygen precipitating silicon wafer
EP1624482B1 (de) * 1998-09-02 2009-07-29 MEMC Electronic Materials, Inc. Wärmebehandelte Siliziumscheiben mit verbesserter Eigengetterung
WO2000013209A2 (en) * 1998-09-02 2000-03-09 Memc Electronic Materials, Inc. Thermally annealed silicon wafers having improved intrinsic gettering
JP3264367B2 (ja) * 1998-10-14 2002-03-11 信越半導体株式会社 サンドブラスト処理剤、それを用いて処理されたウェーハ及びその処理方法
CN1296526C (zh) * 1998-10-14 2007-01-24 Memc电子材料有限公司 热退火后的低缺陷密度单晶硅
JP2000154070A (ja) * 1998-11-16 2000-06-06 Suminoe Textile Co Ltd セラミックス三次元構造体及びその製造方法
JP3719021B2 (ja) 1998-12-04 2005-11-24 信越半導体株式会社 シリコンウエーハの製造方法およびシリコンウエーハ
US6284384B1 (en) * 1998-12-09 2001-09-04 Memc Electronic Materials, Inc. Epitaxial silicon wafer with intrinsic gettering
DE19925044B4 (de) * 1999-05-28 2005-07-21 Siltronic Ag Halbleiterscheibe mit Kristallgitter-Defekten und Verfahren zur Herstellung derselben
US20030051656A1 (en) 1999-06-14 2003-03-20 Charles Chiun-Chieh Yang Method for the preparation of an epitaxial silicon wafer with intrinsic gettering
JP4748178B2 (ja) * 1999-07-28 2011-08-17 株式会社Ｓｕｍｃｏ 点欠陥の凝集体が存在しないシリコンウェーハの製造方法
US6635587B1 (en) 1999-09-23 2003-10-21 Memc Electronic Materials, Inc. Method for producing czochralski silicon free of agglomerated self-interstitial defects
US6599815B1 (en) 2000-06-30 2003-07-29 Memc Electronic Materials, Inc. Method and apparatus for forming a silicon wafer with a denuded zone
KR20030021185A (ko) * 2000-06-30 2003-03-12 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 디누디드 존을 갖는 실리콘 웨이퍼를 형성하는 방법 및 장치
US6339016B1 (en) 2000-06-30 2002-01-15 Memc Electronic Materials, Inc. Method and apparatus for forming an epitaxial silicon wafer with a denuded zone
JP4603677B2 (ja) * 2000-11-09 2010-12-22 信越半導体株式会社 アニールウェーハの製造方法及びアニールウェーハ
US8529695B2 (en) 2000-11-22 2013-09-10 Sumco Corporation Method for manufacturing a silicon wafer
WO2002084728A1 (en) * 2001-04-11 2002-10-24 Memc Electronic Materials, Inc. Control of thermal donor formation in high resistivity cz silicon
TW541581B (en) * 2001-04-20 2003-07-11 Memc Electronic Materials Method for the preparation of a semiconductor substrate with a non-uniform distribution of stabilized oxygen precipitates
JP4566478B2 (ja) * 2001-08-09 2010-10-20 シルトロニック・ジャパン株式会社 シリコン半導体基板およびその製造方法
JP2003188176A (ja) * 2001-12-18 2003-07-04 Komatsu Electronic Metals Co Ltd シリコンウェーハおよびシリコンウェーハの製造方法
KR20040029231A (ko) * 2002-09-25 2004-04-06 엘지.필립스 엘시디 주식회사 형광램프 및 이를 이용한 백라이트 유닛
US6955718B2 (en) * 2003-07-08 2005-10-18 Memc Electronic Materials, Inc. Process for preparing a stabilized ideal oxygen precipitating silicon wafer
US7423286B2 (en) * 2003-09-05 2008-09-09 Si2 Technologies, Inc. Laser transfer article and method of making
JP2005093869A (ja) * 2003-09-19 2005-04-07 Mimasu Semiconductor Industry Co Ltd シリコンウエーハの再生方法及び再生ウエーハ
JP2006294691A (ja) * 2005-04-06 2006-10-26 Toshiba Corp 半導体基板及び半導体装置とその製造方法
US8008107B2 (en) * 2006-12-30 2011-08-30 Calisolar, Inc. Semiconductor wafer pre-process annealing and gettering method and system for solar cell formation
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
KR100984860B1 (ko) * 2008-07-10 2010-10-04 주식회사 하이닉스반도체 웨이퍼 가공방법
US7977216B2 (en) * 2008-09-29 2011-07-12 Magnachip Semiconductor, Ltd. Silicon wafer and fabrication method thereof
CN101905877B (zh) * 2009-06-02 2013-01-09 清华大学 碳纳米管膜的制备方法
US8999864B2 (en) * 2009-06-03 2015-04-07 Global Wafers Japan Co., Ltd. Silicon wafer and method for heat-treating silicon wafer
CN101993055B (zh) * 2009-08-14 2013-02-13 清华大学 碳纳米管膜先驱、碳纳米管膜及其制备方法
WO2012111868A1 (ko) * 2011-02-16 2012-08-23 한솔테크닉스(주) 기판처리시스템
CN104285285B (zh) * 2012-08-22 2017-03-01 富士电机株式会社 半导体装置的制造方法
CN106463403B (zh) * 2014-06-02 2020-05-05 胜高股份有限公司 硅晶片及其制造方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4053335A (en) * 1976-04-02 1977-10-11 International Business Machines Corporation Method of gettering using backside polycrystalline silicon
GB2080780B (en) * 1980-07-18 1983-06-29 Secr Defence Heat treatment of silicon slices
AT380974B (de) * 1982-04-06 1986-08-11 Shell Austria Verfahren zum gettern von halbleiterbauelementen
US4548654A (en) * 1983-06-03 1985-10-22 Motorola, Inc. Surface denuding of silicon wafer
US4666532A (en) * 1984-05-04 1987-05-19 Monsanto Company Denuding silicon substrates with oxygen and halogen
JPS61135128A (ja) * 1984-12-06 1986-06-23 Toshiba Corp 半導体装置の製造方法
DE3910185C2 (de) * 1988-03-30 1998-09-24 Nippon Steel Corp Siliziumplättchen mit hervorragendem Gettervermögen und Verfahren zu dessen Herstellung
US5189508A (en) * 1988-03-30 1993-02-23 Nippon Steel Corporation Silicon wafer excelling in gettering ability and method for production thereof
JPH0648686B2 (ja) * 1988-03-30 1994-06-22 新日本製鐵株式会社 ゲッタリング能力の優れたシリコンウェーハおよびその製造方法
JPH0247836A (ja) * 1988-08-10 1990-02-16 Nec Corp 半導体装置の製造方法
JPH0828353B2 (ja) * 1988-12-28 1996-03-21 東芝セラミックス株式会社 保管用保護被膜付きシリコンウエハ及びシリコンウエハの保管用保護被膜の形成方法
JP2774855B2 (ja) * 1990-03-23 1998-07-09 新日本製鐵株式会社 ゲッタリング効果増強シリコン基板及びその製造方法
JPH0453140A (ja) * 1990-06-18 1992-02-20 Fujitsu Ltd シリコン単結晶ウエハの処理方法
JP3063143B2 (ja) * 1990-10-29 2000-07-12 日本電気株式会社 Ｓｉ基板の製造方法
JPH04171827A (ja) * 1990-11-05 1992-06-19 Nec Yamagata Ltd 半導体装置の製造方法
JP2762183B2 (ja) * 1991-09-17 1998-06-04 三菱マテリアル株式会社 シリコン基板の製造方法
JP3024409B2 (ja) * 1992-12-25 2000-03-21 日本電気株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0635879B1 (de) 2002-09-18
DE69431385T2 (de) 2003-05-15
EP0635879A3 (de) 1996-10-23
US5534294A (en) 1996-07-09
JPH0786289A (ja) 1995-03-31
KR950004449A (ko) 1995-02-18
US5738942A (en) 1998-04-14
EP0635879A2 (de) 1995-01-25
KR100232914B1 (ko) 1999-12-01

Similar Documents

Publication Publication Date Title
DE69431385T2 (de) Verfahren zur Herstellung von Silizium-Halbleiterplättchen
DE69325325D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69723338D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69434536D1 (de) Verfahren zur Herstellung von halbleitenden Wafern
DE69132117T2 (de) Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen
DE69434773D1 (de) Vorrichtung zur schnellen thermischen Behandlung zur Herstellung von Halbleiterwafern
DE69031447T2 (de) Verfahren zur Herstellung von MIS-Halbleiterbauelementen
DE69233314D1 (de) Verfahren zur Herstellung von Halbleiter-Produkten
DE69605867D1 (de) Verfahren zur Herstellung von Halbleiterscheiben mit spiegelglatter Oberfläche
DE69401837T2 (de) Verfahren zur Herstellung von pyrogenem Siliziumdioxid
DE69132118D1 (de) Verfahren zur Herstellung von Isolationszonen für Halbleiteranordnungen
DE69410514D1 (de) Verfahren zum Herstellen von Halbleiterscheiben
DE69707219D1 (de) Verfahren zum Herstellen von Silizium-Halbleiter Einzelsubstrat
DE69429978T2 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen
DE69409780T2 (de) Verfahren zur Herstellung opto-elektrischer Halbleiterbauelemente
DE69126153D1 (de) Verfahren zur Herstellung von verbundenen Halbleiterplättchen
DE69517629D1 (de) Verfahren zur selektiven Herstellung von Halbleitergebieten
DE69302771T2 (de) Verfahren zur Herstellung von gesintertem Siliciumnitrid
DE69028450T2 (de) Verfahren zur Herstellung von polykristallinen Siliziumkontakten
DE69703600T2 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69416019T2 (de) Verfahren zur Herstellung von Cyclopentadienylgruppen enthaltenden Silizium- oder Germaniumverbindungen
DE69425787T2 (de) Verfahren zur Herstellung epitaktischen Halbleitermaterials
DE59700009D1 (de) Verfahren zur Herstellung von Halbleiterscheiben
DE69119861T2 (de) Verfahren zur Herstellung von P-Typ-Verbindungshalbleitern
DE69401994T2 (de) Verfahren zur Herstellung von Siliciumnitridpulver hohem Alpha-Gehalt

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: KRAMER - BARSKE - SCHMIDTCHEN, 81245 MUENCHEN

8339 Ceased/non-payment of the annual fee