KR950004449A - 반도체 실리콘 웨이퍼 및 그 제조방법 - Google Patents

반도체 실리콘 웨이퍼 및 그 제조방법 Download PDF

Info

Publication number
KR950004449A
KR950004449A KR1019940017349A KR19940017349A KR950004449A KR 950004449 A KR950004449 A KR 950004449A KR 1019940017349 A KR1019940017349 A KR 1019940017349A KR 19940017349 A KR19940017349 A KR 19940017349A KR 950004449 A KR950004449 A KR 950004449A
Authority
KR
South Korea
Prior art keywords
silicon wafer
semiconductor silicon
deposition layer
manufacturing
wafer
Prior art date
Application number
KR1019940017349A
Other languages
English (en)
Other versions
KR100232914B1 (ko
Inventor
아츠코 구보다
마사가투 고지마
노리히코 츠치야
슈이치 사마타
마사노리 누마노
요시로 우에노
Original Assignee
사또오 후미오
가부시기가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사또오 후미오, 가부시기가이샤 도시바 filed Critical 사또오 후미오
Publication of KR950004449A publication Critical patent/KR950004449A/ko
Application granted granted Critical
Publication of KR100232914B1 publication Critical patent/KR100232914B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • C30B29/06—Silicon
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66363—Thyristors
    • H01L29/66393—Lateral or planar thyristors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/06—Gettering
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/061—Gettering-armorphous layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Formation Of Insulating Films (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

내부 게터링 효과를 향상시킬 수 있을 뿐만 아니라, 표면을 무결함으로 할 수 있는 반도체 실리콘 웨이퍼의 제조방법을 제공하는 것으로, 실리콘 인코트(10)를 만든 후, 이 실리콘 인코트(10)를 절단해 실리콘 웨이퍼(11)를 만든다. 다음으로, 실리콘 웨이퍼(11)의 한쪽면에 다결정 실리콘 퇴적층(12)을 만들고, 불활성가스나 환원성 가스 또는 이들의 혼합가스 중에서 열처리 해 실리콘 웨이퍼(11)의 다른쪽 면의 근방에서 산소를 방출한다. 이외에, 열처리 해 실리콘 웨이퍼(11)로부터 산소를 방출한 후에 실리콘 웨이퍼(11)의 한쪽면에 다결정 실리콘 퇴적층(12)을 만들어도 좋다.

Description

반도체 실리콘 웨이퍼 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예에 의한 반도체 실리콘 웨이퍼의 제조방법을 도시한 흐름도, 제2도는 본 발명의 제1실시예에 의해 얻어진 반도체 실리콘 웨이퍼의 산소 농도를 도시한 도면, 제3도는 H2분위기에서 만들어진 반도체 실리콘 웨이퍼의 CMOS 열처리 후의 산소 석출물 밀도를 도시한 도면, 제4도는 Ar 분위기에서 만들어진 반도체 실리콘 웨이퍼의 CMOS 열처리 후의 산소 석축물 밀도를 도시한 도면.

Claims (4)

  1. 반도체 실리콘 웨이퍼의 한쪽면에 다결정 실리콘 퇴적층을 만드는 공정과, 그후 상기 반도체 실리콘 웨이퍼를 불활성 가스나 환원성 가스 또는 이들의 혼합 가스 중에서 열처리 하는 공정을 구비한 것을 특징으로 하는 반도체 실리콘 웨이퍼의 제조방법.
  2. 반도체 실리콘 웨이퍼를 불활성 가스나 환원성 가스 또는 이들의 혼합 가스 중에서 열처리하는 공정과, 그후 반도체 실리콘 웨이퍼의 한쪽면에 다결정 실리콘 퇴적층을 만드는 공정을 구비한 것을 특징으로 하는 반도체 실리콘 웨이퍼의 제조방법.
  3. 반도체 실리콘 웨이퍼의 한쪽면에 두께 약 1㎚∼3㎚의 산화막을 형성하는 공정과, 이 산화막 형성후에 상기 반도체 실리콘 웨이퍼의 한쪽면에 다결정 실리콘 퇴적층을 만드는 공정과, 상기 반도체 실리콘 웨이퍼를 불활성 가스나 환원성 가스 또는 이들의 혼합가스 중에서 열처리 하는 공정을 구비한 것을 특징으로 하는 반도체 실리콘 웨이퍼의 제조방법.
  4. 반도체 실리콘 웨이퍼(11,15,21)의 한쪽면에 형성된 두께 약1㎚∼3㎚의 산화막(26)과, 상기 산호막의 표면에 형성된 다결정 실리콘 퇴적층(25)을 구비한 것을 특징으로 하는 반도체 실리콘 웨이퍼.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940017349A 1993-07-22 1994-07-19 반도체 실리콘 웨이퍼 및 그 제조 방법 KR100232914B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP18160293 1993-07-22
JP93-181602 1993-07-22
JP94-128959 1994-06-10
JP6128959A JPH0786289A (ja) 1993-07-22 1994-06-10 半導体シリコンウェハおよびその製造方法

Publications (2)

Publication Number Publication Date
KR950004449A true KR950004449A (ko) 1995-02-18
KR100232914B1 KR100232914B1 (ko) 1999-12-01

Family

ID=26464517

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940017349A KR100232914B1 (ko) 1993-07-22 1994-07-19 반도체 실리콘 웨이퍼 및 그 제조 방법

Country Status (5)

Country Link
US (2) US5534294A (ko)
EP (1) EP0635879B1 (ko)
JP (1) JPH0786289A (ko)
KR (1) KR100232914B1 (ko)
DE (1) DE69431385T2 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040029231A (ko) * 2002-09-25 2004-04-06 엘지.필립스 엘시디 주식회사 형광램프 및 이를 이용한 백라이트 유닛

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5788763A (en) * 1995-03-09 1998-08-04 Toshiba Ceramics Co., Ltd. Manufacturing method of a silicon wafer having a controlled BMD concentration
JP3134719B2 (ja) * 1995-06-23 2001-02-13 信越半導体株式会社 半導体ウェーハ研磨用研磨剤及び研磨方法
JP3545131B2 (ja) * 1996-06-11 2004-07-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
JPH1074770A (ja) * 1996-08-01 1998-03-17 Siemens Ag ドープされたシリコン基板
JPH10154713A (ja) * 1996-11-22 1998-06-09 Shin Etsu Handotai Co Ltd シリコンウエーハの熱処理方法およびシリコンウエーハ
CA2194653A1 (en) * 1997-01-08 1998-07-08 Junichi Matsushita Hydrogen heat treatment method of silicon wafers using a high-purity inert substitution gas
US5994761A (en) 1997-02-26 1999-11-30 Memc Electronic Materials Spa Ideal oxygen precipitating silicon wafers and oxygen out-diffusion-less process therefor
SG105513A1 (en) * 1997-04-09 2004-08-27 Memc Electronics Materials Inc Low defect density, ideal oxygen precipitating silicon
US6146980A (en) * 1997-06-04 2000-11-14 United Microelectronics Corp. Method for manufacturing silicon substrate having gettering capability
US6022793A (en) * 1997-10-21 2000-02-08 Seh America, Inc. Silicon and oxygen ion co-implantation for metallic gettering in epitaxial wafers
JP3407629B2 (ja) * 1997-12-17 2003-05-19 信越半導体株式会社 シリコン単結晶ウエーハの熱処理方法ならびにシリコン単結晶ウエーハ
JP2000031153A (ja) * 1998-07-13 2000-01-28 Shin Etsu Handotai Co Ltd Ｓｉウエーハ及びその製造方法
US6828690B1 (en) * 1998-08-05 2004-12-07 Memc Electronic Materials, Inc. Non-uniform minority carrier lifetime distributions in high performance silicon power devices
DE69933777T2 (de) 1998-09-02 2007-09-13 Memc Electronic Materials, Inc. Verfahren zur herstellung von einem silizium wafer mit idealem sauerstoffausfällungsverhalten
EP1624482B1 (en) * 1998-09-02 2009-07-29 MEMC Electronic Materials, Inc. Thermally annealed silicon wafers having improved intrinsic gettering
US6336968B1 (en) 1998-09-02 2002-01-08 Memc Electronic Materials, Inc. Non-oxygen precipitating czochralski silicon wafers
EP1114454A2 (en) * 1998-09-02 2001-07-11 MEMC Electronic Materials, Inc. Silicon on insulator structure from low defect density single crystal silicon
KR100816696B1 (ko) * 1998-09-02 2008-03-27 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 개선된 내부 게터링을 갖는 열어닐된 웨이퍼
EP1125008B1 (en) * 1998-10-14 2003-06-18 MEMC Electronic Materials, Inc. Thermally annealed, low defect density single crystal silicon
JP3264367B2 (ja) * 1998-10-14 2002-03-11 信越半導体株式会社 サンドブラスト処理剤、それを用いて処理されたウェーハ及びその処理方法
JP2000154070A (ja) * 1998-11-16 2000-06-06 Suminoe Textile Co Ltd セラミックス三次元構造体及びその製造方法
JP3719021B2 (ja) * 1998-12-04 2005-11-24 信越半導体株式会社 シリコンウエーハの製造方法およびシリコンウエーハ
US6284384B1 (en) 1998-12-09 2001-09-04 Memc Electronic Materials, Inc. Epitaxial silicon wafer with intrinsic gettering
DE19925044B4 (de) * 1999-05-28 2005-07-21 Siltronic Ag Halbleiterscheibe mit Kristallgitter-Defekten und Verfahren zur Herstellung derselben
US20030051656A1 (en) 1999-06-14 2003-03-20 Charles Chiun-Chieh Yang Method for the preparation of an epitaxial silicon wafer with intrinsic gettering
JP4748178B2 (ja) * 1999-07-28 2011-08-17 株式会社Ｓｕｍｃｏ 点欠陥の凝集体が存在しないシリコンウェーハの製造方法
US6635587B1 (en) 1999-09-23 2003-10-21 Memc Electronic Materials, Inc. Method for producing czochralski silicon free of agglomerated self-interstitial defects
US6339016B1 (en) 2000-06-30 2002-01-15 Memc Electronic Materials, Inc. Method and apparatus for forming an epitaxial silicon wafer with a denuded zone
KR20030021185A (ko) * 2000-06-30 2003-03-12 엠이엠씨 일렉트로닉 머티리얼즈 인코포레이티드 디누디드 존을 갖는 실리콘 웨이퍼를 형성하는 방법 및 장치
US6599815B1 (en) 2000-06-30 2003-07-29 Memc Electronic Materials, Inc. Method and apparatus for forming a silicon wafer with a denuded zone
JP4603677B2 (ja) * 2000-11-09 2010-12-22 信越半導体株式会社 アニールウェーハの製造方法及びアニールウェーハ
US8529695B2 (en) 2000-11-22 2013-09-10 Sumco Corporation Method for manufacturing a silicon wafer
TWI256076B (en) * 2001-04-11 2006-06-01 Memc Electronic Materials Control of thermal donor formation in high resistivity CZ silicon
US20020179006A1 (en) * 2001-04-20 2002-12-05 Memc Electronic Materials, Inc. Method for the preparation of a semiconductor substrate with a non-uniform distribution of stabilized oxygen precipitates
JP4566478B2 (ja) * 2001-08-09 2010-10-20 シルトロニック・ジャパン株式会社 シリコン半導体基板およびその製造方法
JP2003188176A (ja) * 2001-12-18 2003-07-04 Komatsu Electronic Metals Co Ltd シリコンウェーハおよびシリコンウェーハの製造方法
US6955718B2 (en) * 2003-07-08 2005-10-18 Memc Electronic Materials, Inc. Process for preparing a stabilized ideal oxygen precipitating silicon wafer
WO2005024908A2 (en) * 2003-09-05 2005-03-17 Si2 Technologies, Inc. Laser transfer articles and method of making
JP2005093869A (ja) * 2003-09-19 2005-04-07 Mimasu Semiconductor Industry Co Ltd シリコンウエーハの再生方法及び再生ウエーハ
JP2006294691A (ja) * 2005-04-06 2006-10-26 Toshiba Corp 半導体基板及び半導体装置とその製造方法
US8008107B2 (en) * 2006-12-30 2011-08-30 Calisolar, Inc. Semiconductor wafer pre-process annealing and gettering method and system for solar cell formation
US20090004458A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Diffusion Control in Heavily Doped Substrates
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
KR100984860B1 (ko) * 2008-07-10 2010-10-04 주식회사 하이닉스반도체 웨이퍼 가공방법
US7977216B2 (en) * 2008-09-29 2011-07-12 Magnachip Semiconductor, Ltd. Silicon wafer and fabrication method thereof
CN101905877B (zh) * 2009-06-02 2013-01-09 清华大学 碳纳米管膜的制备方法
KR101381537B1 (ko) * 2009-06-03 2014-04-04 글로벌웨어퍼스 재팬 가부시키가이샤 실리콘 웨이퍼 및 실리콘 웨이퍼의 열처리 방법
CN101993055B (zh) * 2009-08-14 2013-02-13 清华大学 碳纳米管膜先驱、碳纳米管膜及其制备方法
WO2012111868A1 (ko) * 2011-02-16 2012-08-23 한솔테크닉스(주) 기판처리시스템
CN104285285B (zh) 2012-08-22 2017-03-01 富士电机株式会社 半导体装置的制造方法
DE112015002599T5 (de) * 2014-06-02 2017-04-06 Sumco Corporation Silicium-Wafer und Verfahren zu dessen Herstellung

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4053335A (en) * 1976-04-02 1977-10-11 International Business Machines Corporation Method of gettering using backside polycrystalline silicon
GB2080780B (en) * 1980-07-18 1983-06-29 Secr Defence Heat treatment of silicon slices
AT380974B (de) * 1982-04-06 1986-08-11 Shell Austria Verfahren zum gettern von halbleiterbauelementen
US4548654A (en) * 1983-06-03 1985-10-22 Motorola, Inc. Surface denuding of silicon wafer
US4666532A (en) * 1984-05-04 1987-05-19 Monsanto Company Denuding silicon substrates with oxygen and halogen
JPS61135128A (ja) * 1984-12-06 1986-06-23 Toshiba Corp 半導体装置の製造方法
US5189508A (en) * 1988-03-30 1993-02-23 Nippon Steel Corporation Silicon wafer excelling in gettering ability and method for production thereof
JPH0648686B2 (ja) * 1988-03-30 1994-06-22 新日本製鐵株式会社 ゲッタリング能力の優れたシリコンウェーハおよびその製造方法
DE3910185C2 (de) * 1988-03-30 1998-09-24 Nippon Steel Corp Siliziumplättchen mit hervorragendem Gettervermögen und Verfahren zu dessen Herstellung
JPH0247836A (ja) * 1988-08-10 1990-02-16 Nec Corp 半導体装置の製造方法
JPH0828353B2 (ja) * 1988-12-28 1996-03-21 東芝セラミックス株式会社 保管用保護被膜付きシリコンウエハ及びシリコンウエハの保管用保護被膜の形成方法
JP2774855B2 (ja) * 1990-03-23 1998-07-09 新日本製鐵株式会社 ゲッタリング効果増強シリコン基板及びその製造方法
JPH0453140A (ja) * 1990-06-18 1992-02-20 Fujitsu Ltd シリコン単結晶ウエハの処理方法
JP3063143B2 (ja) * 1990-10-29 2000-07-12 日本電気株式会社 Ｓｉ基板の製造方法
JPH04171827A (ja) * 1990-11-05 1992-06-19 Nec Yamagata Ltd 半導体装置の製造方法
JP2762183B2 (ja) * 1991-09-17 1998-06-04 三菱マテリアル株式会社 シリコン基板の製造方法
JP3024409B2 (ja) * 1992-12-25 2000-03-21 日本電気株式会社 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040029231A (ko) * 2002-09-25 2004-04-06 엘지.필립스 엘시디 주식회사 형광램프 및 이를 이용한 백라이트 유닛

Also Published As

Publication number Publication date
DE69431385T2 (de) 2003-05-15
US5738942A (en) 1998-04-14
EP0635879A3 (en) 1996-10-23
US5534294A (en) 1996-07-09
EP0635879A2 (en) 1995-01-25
DE69431385D1 (de) 2002-10-24
KR100232914B1 (ko) 1999-12-01
JPH0786289A (ja) 1995-03-31
EP0635879B1 (en) 2002-09-18

Similar Documents

Publication Publication Date Title
KR950004449A (ko) 반도체 실리콘 웨이퍼 및 그 제조방법
TW533489B (en) Semiconductor device and production method thereof
KR890003006A (ko) 반도체 장치 및 그 제조 방법
KR930005122A (ko) 반도체 장치의 게이트 산화막 형성법
KR940006183A (ko) 반도체기판 및 그 처리방법
KR970067542A (ko) 반도체장치의 제조방법
KR920005271A (ko) 반도체장치의 제조방법
KR960002663A (ko) 실리콘산화막의 형성방법 및 반도체장치의 산화막
KR960005947A (ko) 반도체 장치 및 그 제조방법
JPS62204575A (ja) 薄膜半導体装置およびその製造方法
KR960005852A (ko) 반도체장치의 제조방법
KR950001931A (ko) 반도체 기판의 열처리 방법
JPS58103122A (ja) 化合物半導体装置の製造方法
KR960026374A (ko) 실리콘 기판 산화 방법
JPH10189605A (ja) タングステン領域に形成された窒化タングステン側壁を有する半導体素子およびその構成方法
KR960026432A (ko) 게이트 산화막 형성 방법
KR960008903B1 (ko) 반도체 기판상의 유전체막 형성방법
KR960019592A (ko) 웨이퍼에서의 불순물 농도 감소 방법
KR930003327A (ko) 게이트 산화막 제조방법
KR920017171A (ko) 바이폴라 트랜지스터의 배리드층 형성방법
JPS5811729B2 (ja) 半導体装置の製造方法
KR970030863A (ko) 박막 트랜지스터의 게이트 절연막 제조방법
KR970052810A (ko) 반도체 소자의 게이트절연막 형성방법
JPS58201331A (ja) シリコン半導体素子の製造方法
KR950025839A (ko) 반도체 소자의 게이트 산화막 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J201 Request for trial against refusal decision
E902 Notification of reason for refusal
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080813

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee