KR960026432A - 게이트 산화막 형성 방법 - Google Patents

게이트 산화막 형성 방법 Download PDF

Info

Publication number
KR960026432A
KR960026432A KR1019940035733A KR19940035733A KR960026432A KR 960026432 A KR960026432 A KR 960026432A KR 1019940035733 A KR1019940035733 A KR 1019940035733A KR 19940035733 A KR19940035733 A KR 19940035733A KR 960026432 A KR960026432 A KR 960026432A
Authority
KR
South Korea
Prior art keywords
oxide film
gate oxide
temperature
forming
process tube
Prior art date
Application number
KR1019940035733A
Other languages
English (en)
Other versions
KR0137550B1 (ko
Inventor
엄금용
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940035733A priority Critical patent/KR0137550B1/ko
Publication of KR960026432A publication Critical patent/KR960026432A/ko
Application granted granted Critical
Publication of KR0137550B1 publication Critical patent/KR0137550B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28211—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Ceramic Engineering (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

본 발명은 게이트 산화막 형성을 위해 웨이퍼를 공정튜브에 장착하여 산화공정을 실시하는 게이트 산화막 형성 방법에 있어서; 산소(O2) 및 DCE(Dichloroethglene) 분위기 가스를 사용하여 건식산화를 실시하는 단계; 공정튜브의 온도를 상승시켜 상기 건식산화시의 온도보다 높은 온도에서 어닐링을 실시하는 단계; 온도를 하강한 후 웨이퍼를 공정튜브에서 언로딩하는 단계를 포함하는 것을 특징으로 하는 게이트 산화막 형성 방법에 관한 것으로, 자연산화막의 성장억제 및 게터링을 효과적으로 수행하여 신뢰성을 갖는 게이트 산화막 형성함으로써 고집적 소자의 특성 향상을 가져오는 효과가 있다.

Description

게이트 산화막 형성 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 산화공정 단계를 나타내는 도표.

Claims (5)

  1. 게이트 산화막 형성을 위해 웨이퍼를 공정튜브에 장착하여 산화공정을 실시하는 게이트 산화막 형성 방법에 있어서; 산소(O2) 및 DCE(Dichloroethglene) 분위기 가스를 사용하여 건식산화를 실시하는 단계; 공정튜브의 온도를 상승시켜 상기 건식산화시의 온도보다 높은 온도에서 어닐링을 실시하는 단계; 온도를 하강한 후 웨이퍼를 공정튜브에서 언로딩하는 단계를 포함하는 것을 특징으로 하는 게이트 산화막 형성 방법.
  2. 제1항에 있어서; 상기 건식산화는 700℃ 내지 850℃의 온도에서 실시하는 것을 특징으로 하는 게이트 산화막 형성 방법.
  3. 제2항에 있어서; 상기 어닐링은 750℃ 내지 900℃의 온도에서 실시하는 것을 특징으로 하는 게이트 산화막 형성 방법.
  4. 제2항에 있어서; 상기 건식산화시의 산소(O2) 및 DCE 분위기 가스량을 각각 5∼10SLPM, 0.2∼0.75SLPM으로 하여 30분간 실시하는 것을 특징으로 하는 게이트 산화막 형성 방법.
  5. 제3항에 있어서; 상기 어닐링은 질소(N2) 및 산소(O2)를 각각 10∼25SLPM, 0.1∼0.5SLPM으로 하여 실시하는 것을 특징으로 하는 게이트 산화막 형성 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940035733A 1994-12-21 1994-12-21 게이트 산화막 형성 방법 KR0137550B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940035733A KR0137550B1 (ko) 1994-12-21 1994-12-21 게이트 산화막 형성 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940035733A KR0137550B1 (ko) 1994-12-21 1994-12-21 게이트 산화막 형성 방법

Publications (2)

Publication Number Publication Date
KR960026432A true KR960026432A (ko) 1996-07-22
KR0137550B1 KR0137550B1 (ko) 1998-06-01

Family

ID=19402741

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940035733A KR0137550B1 (ko) 1994-12-21 1994-12-21 게이트 산화막 형성 방법

Country Status (1)

Country Link
KR (1) KR0137550B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100412321B1 (ko) * 1997-06-18 2004-03-09 삼성전자주식회사 반도체 소자 제조방법
KR100695004B1 (ko) * 2005-11-01 2007-03-13 주식회사 하이닉스반도체 반도체 소자의 산화막 형성 방법

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103681288A (zh) * 2013-12-18 2014-03-26 无锡中微晶园电子有限公司 高可靠性的低温栅氧化层生长工艺

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100412321B1 (ko) * 1997-06-18 2004-03-09 삼성전자주식회사 반도체 소자 제조방법
KR100695004B1 (ko) * 2005-11-01 2007-03-13 주식회사 하이닉스반도체 반도체 소자의 산화막 형성 방법

Also Published As

Publication number Publication date
KR0137550B1 (ko) 1998-06-01

Similar Documents

Publication Publication Date Title
KR950004449A (ko) 반도체 실리콘 웨이퍼 및 그 제조방법
DE69525288D1 (de) Verfahren zur Herstellung von Oxydschichten
KR940006183A (ko) 반도체기판 및 그 처리방법
KR960026432A (ko) 게이트 산화막 형성 방법
KR950027998A (ko) 반도체 소자의 필드 산화막 형성방법
KR960019592A (ko) 웨이퍼에서의 불순물 농도 감소 방법
KR960013152B1 (ko) 반도체소자의 게이트 산화막 형성방법
KR950011989B1 (ko) 게이트 산화막 형성방법
KR970053379A (ko) 소자 격리영역의 형성방법
KR950021253A (ko) 반도체 소자의 게이트 산화막 형성방법
KR950015636A (ko) 반도체 소자의 게이트 산화막 형성방법
KR0125310B1 (ko) 반도체 소자의 산화막 형성방법
KR960026374A (ko) 실리콘 기판 산화 방법
KR950025839A (ko) 반도체 소자의 게이트 산화막 형성방법
JPS58103122A (ja) 化合物半導体装置の製造方法
KR950021271A (ko) 박막트랜지스터 제조 방법
KR970003650A (ko) 게이트 산화막 형성방법
KR920003444A (ko) 반도체의 필드 산화막 형성방법
KR910001892A (ko) 포스퍼러스 도우프드 산화물 플로우 공정방법
KR100248796B1 (ko) 반도체소자의 게이트산화막형성방법
KR950034594A (ko) 반도체 소자의 희생 산화막 형성방법
KR940016541A (ko) 텅스텐 폴리사이드 게이트(tungsten polycide gate)에서 수소 분위기(in low pressure tube)에서의 열처리(annealing)를 통한 불소(fluorine) 제거 방법
KR920017171A (ko) 바이폴라 트랜지스터의 배리드층 형성방법
KR970052858A (ko) 반도체 소자의 산화막 형성방법
KR19990005804A (ko) 실리콘기판의 전처리방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130122

Year of fee payment: 16

FPAY Annual fee payment

Payment date: 20140116

Year of fee payment: 17

EXPY Expiration of term